MPC8343EAEC Rev. 5, 03/2007

# MPC8343EA PowerQUICC<sup>™</sup> II Pro Integrated Host Processor Hardware Specifications

The MPC8343EA PowerQUICC<sup>TM</sup> II Pro is a next generation PowerQUICC II integrated host processor. The MPC8343EA contains a PowerPC<sup>TM</sup> processor core built on Power Architecture<sup>TM</sup> technology with system logic for networking, storage, and general-purpose embedded applications. For functional characteristics of the processor, refer to the *MPC8349EA PowerQUICC<sup>TM</sup> II Pro Integrated Host Processor Reference Manual*.

To locate published errata or updates for this document, refer to the MPC8343EA product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

The information in this document is accurate for revision 3.x silicon and later (in other words, for devices with part numbers ending in A or B, such as the MPC8343EA or MPC8343EB). For information on revision 1.1 silicon and earlier versions (MPC8343E/MPC8343), see the MPC8343E PowerQUICC<sup>TM</sup> II Pro Integrated Host Processor Hardware Specifications.

See Section 23.1, "Part Numbers Fully Addressed by this Document," for silicon revision level determination.

#### Contents

1.	Overview
2.	Electrical Characteristics 7
3.	Power Characteristics 10
4.	Clock Input Timing 12
5.	RESET Initialization 13
6.	DDR and DDR2 SDRAM 16
7.	DUART 22
8.	Ethernet: Three-Speed Ethernet, MII Management . 23
9.	USB 30
10.	Local Bus 32
11.	JTAG 39
12.	$I^2C$
13.	PCI 44
14.	Timers 47
15.	GPIO 48
16.	IPIC 49
17.	SPI 50
18.	Package and Pin Listings 52
19.	Clocking 62
20.	Thermal
21.	System Design Information 76
22.	Document Revision History 81
23.	Ordering Information



© Freescale Semiconductor, Inc., 2006, 2007. All rights reserved.

```
Overview
```

# 1 Overview

This section provides a high-level overview of the MPC8343EA features. Figure 1 shows the major functional units within the MPC8343EA.




Figure 1. MPC8343EA Block Diagram

Major features of the MPC8343EA are as follows:

- Embedded PowerPC e300 processor core; operates at up to 400 MHz
  - High-performance, superscalar processor core
  - Floating-point, integer, load/store, system register, and branch processing units
  - 32-Kbyte instruction cache, 32-Kbyte data cache
  - Lockable portion of L1 cache
  - Dynamic power management
  - Software-compatible with the other Freescale processor families that implement the PowerPC architecture
- Double data rate, DDR1/DDR2 SDRAM memory controller
  - Programmable timing supporting DDR1 and DDR2 SDRAM
  - 32- bit data interface, up to 266 MHz data rate
  - Up to four physical banks (chip selects), each bank up to 1 Gbyte independently addressable
  - DRAM chip configurations from 64 Mbits to 1 Gbit with x8/x16 data ports
  - Full error checking and correction (ECC) support
  - Support for up to 16 simultaneous open pages (up to 32 pages for DDR2)
  - Contiguous or discontiguous memory mapping
  - Read-modify-write support
  - Sleep-mode support for SDRAM self refresh
  - Auto refresh

- On-the-fly power management using CKE
- Registered DIMM support
- 2.5-V SSTL2 compatible I/O for DDR1, 1.8-V SSTL2 compatible I/O for DDR2
- Dual three-speed (10/100/1000) Ethernet controllers (TSECs)
  - Dual controllers designed to comply with IEEE Std. 802.3<sup>®</sup>, 802.3<sup>®</sup>, 802.3<sup>®</sup>, 802.3<sup>®</sup>, 802.3<sup>®</sup>
  - Ethernet physical interfaces:
    - 1000 Mbps IEEE Std. 802.3 RGMII, IEEE Std. 802.3z RTBI, full-duplex
    - 10/100 Mbps IEEE Std. 802.3 MII full- and half-duplex
  - Buffer descriptors are backward-compatible with MPC8260 and MPC860T 10/100 programming models
  - 9.6-Kbyte jumbo frame support
  - RMON statistics support
  - Internal 2-Kbyte transmit and 2-Kbyte receive FIFOs per TSEC module
  - MII management interface for control and status
  - Programmable CRC generation and checking
- PCI interface
  - Designed to comply with PCI specification revision 2.3
  - Data bus width:
    - 32-bit data PCI interface operating at up to 66 MHz
  - PCI 3.3-V compatible
  - PCI host bridge capabilities
  - PCI agent mode on PCI interface
  - PCI-to-memory and memory-to-PCI streaming
  - Memory prefetching of PCI read accesses and support for delayed read transactions
  - Posting of processor-to-PCI and PCI-to-memory writes
  - On-chip arbitration supporting five masters on PCI
  - Accesses to all PCI address spaces
  - Parity supported
  - Selectable hardware-enforced coherency
  - Address translation units for address mapping between host and peripheral
  - Dual address cycle for target
  - Internal configuration registers accessible from PCI
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, IEEE Std. 802.11i®, iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs):
  - Public key execution unit (PKEU) :
    - RSA and Diffie-Hellman algorithms

#### Overview

- Programmable field size up to 2048 bits
- Elliptic curve cryptography
- F2m and F(p) modes
- Programmable field size up to 511 bits
- Data encryption standard (DES) execution unit (DEU)
  - DES and 3DES algorithms
  - Two key (K1, K2) or three key (K1, K2, K3) for 3DES
  - ECB and CBC modes for both DES and 3DES
- Advanced encryption standard unit (AESU)
  - Implements the Rijndael symmetric-key cipher
  - Key lengths of 128, 192, and 256 bits
  - ECB, CBC, CCM, and counter (CTR) modes
- XOR parity generation accelerator for RAID applications
- ARC four execution unit (AFEU)
  - Stream cipher compatible with the RC4 algorithm
  - 40- to 128-bit programmable key
- Message digest execution unit (MDEU)
  - SHA with 160-, 224-, or 256-bit message digest
  - MD5 with 128-bit message digest
  - HMAC with either algorithm
- Random number generator (RNG)
- Four crypto-channels, each supporting multi-command descriptor chains
  - Static and/or dynamic assignment of crypto-execution units through an integrated controller
  - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Universal serial bus (USB) dual role controller
  - USB on-the-go mode with both device and host functionality
  - Complies with USB specification Rev. 2.0
  - Can operate as a stand-alone USB device
    - One upstream facing port
    - Six programmable USB endpoints
  - Can operate as a stand-alone USB host controller
    - USB root hub with one downstream-facing port
    - Enhanced host controller interface (EHCI) compatible
    - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
  - External PHY with UTMI, serial and UTMI+ low-pin interface (ULPI)
- Local bus controller (LBC)
  - Multiplexed 32-bit address and data operating at up to 133 MHz

- Eight chip selects for eight external slaves
- Up to eight-beat burst transfers
- 32-, 16-, and 8-bit port sizes controlled by an on-chip memory controller
- Three protocol engines on a per chip select basis:
  - General-purpose chip select machine (GPCM)
  - Three user-programmable machines (UPMs)
  - Dedicated single data rate SDRAM controller
- Parity support
- Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
- Programmable interrupt controller (PIC)
  - Functional and programming compatibility with the MPC8260 interrupt controller
  - Support for 8 external and 35 internal discrete interrupt sources
  - Support for 1 external (optional) and 7 internal machine checkstop interrupt sources
  - Programmable highest priority request
  - Four groups of interrupts with programmable priority
  - External and internal interrupts directed to host processor
  - Redirects interrupts to external INTA pin in core disable mode.
  - Unique vector number for each interrupt source
- Dual industry-standard I<sup>2</sup>C interfaces
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
  - System initialization data optionally loaded from I<sup>2</sup>C-1 EPROM by boot sequencer embedded hardware
- DMA controller
  - Four independent virtual channels
  - Concurrent execution across multiple channels with programmable bandwidth control
  - Handshaking (external control) signals for all channels: DMA\_DREQ[0:3],
  - DMA\_DACK[0:3], DMA\_DDONE[0:3]
  - All channels accessible to local core and remote PCI masters
  - Misaligned transfer capability
  - Data chaining and direct mode
  - Interrupt on completed segment and chain
- DUART
  - Two 4-wire interfaces (RxD, TxD, RTS, CTS)
  - Programming model compatible with the original 16450 UART and the PC16550D
- Serial peripheral interface (SPI) for master or slave

#### Overview

- General-purpose parallel I/O (GPIO)
  - 39 parallel I/O pins multiplexed on various chip interfaces
- System timers
  - Periodic interrupt timer
  - Real-time clock
  - Software watchdog timer
  - Eight general-purpose timers
- Designed to comply with IEEE Std. 1149.1<sup>™</sup>, JTAG boundary scan
- Integrated PCI bus and SDRAM clock generation

# 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8343EA. The MPC8343EA is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

# 2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

# 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

	Characteristic	Symbol	Max Value	Unit	Notes
Core supply voltage	e	V <sub>DD</sub>	-0.3 to 1.32	V	
PLL supply voltage	9	AV <sub>DD</sub>	-0.3 to 1.32	V	
DDR and DDR2 D	RAM I/O voltage	GV <sub>DD</sub>	-0.3 to 2.75 -0.3 to 1.98	V	
Three-speed Ethe	rnet I/O, MII management voltage	LV <sub>DD</sub>	-0.3 to 3.63	V	
PCI, local bus, DUA and JTAG I/O volta	ART, system control and power management, I <sup>2</sup> C, ige	OV <sub>DD</sub>	-0.3 to 3.63	V	
Input voltage	DDR DRAM signals	MV <sub>IN</sub>	–0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 5
	DDR DRAM reference	MV <sub>REF</sub>	–0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 5
	Three-speed Ethernet signals	LV <sub>IN</sub>	-0.3 to (LV <sub>DD</sub> + 0.3)	V	4, 5
	Local bus, DUART, CLKIN, system control and power management, I <sup>2</sup> C, and JTAG signals	OV <sub>IN</sub>	–0.3 to (OV <sub>DD</sub> + 0.3)	V	3, 5
	PCI	OV <sub>IN</sub>	–0.3 to (OV <sub>DD</sub> + 0.3)	V	6
Storage temperatu	re range	T <sub>STG</sub>	–55 to 150	°C	

## Table 1. Absolute Maximum Ratings <sup>1</sup>

Notes:

- 1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution: MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 3. Caution: OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. **Caution:** LV<sub>IN</sub> must not exceed LV<sub>DD</sub> by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 5. (M,L,O)V<sub>IN</sub> and MV<sub>REF</sub> may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- 6. OV<sub>IN</sub> on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

# 2.1.2 Power Supply Voltage Specification

Table 2 provides the recommended operating conditions for the MPC8343EA. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

Characteristic	Symbol	Recommended Value	Unit	Notes
Core supply voltage	V <sub>DD</sub>	1.2 V ± 60 mV	V	1
PLL supply voltage	AV <sub>DD</sub>	1.2 V ± 60 mV	V	1
DDR and DDR2 DRAM I/O voltage	GV <sub>DD</sub>	2.5 V ± 125 mV 1.8 V ± 90 mV	V	
Three-speed Ethernet I/O supply voltage	LV <sub>DD1</sub>	3.3 V ± 330 mV 2.5 V ± 125 mV	V	
Three-speed Ethernet I/O supply voltage	LV <sub>DD2</sub>	3.3 V ± 330 mV 2.5 V ± 125 mV	V	
PCI, local bus, DUART, system control and power management, $\rm I^2C,$ and JTAG I/O voltage	OV <sub>DD</sub>	3.3 V ± 330 mV	V	

#### Notes:

1. GV<sub>DD</sub>, LV<sub>DD</sub>, OV<sub>DD</sub>, AV<sub>DD</sub>, and V<sub>DD</sub> must track each other and must vary in the same direction—either in the positive or negative direction.

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8343EA.




Figure 2. Overshoot/Undershoot Voltage for  $\text{GV}_{\text{DD}}/\text{OV}_{\text{DD}}/\text{LV}_{\text{DD}}$ 

Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8343EA for the 3.3-V signals, respectively.




Figure 3. Maximum AC Waveforms on PCI interface for 3.3-V Signaling

## 2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Output Impedance (Ω)	Supply Voltage
Local bus interface utilities signals	42	OV <sub>DD</sub> = 3.3 V
PCI signals (not including PCI output clocks)	25	
PCI output clocks (including PCI_SYNC_OUT)	42	
DDR signal	20	GV <sub>DD</sub> = 2.5 V
DDR2 signal	16 32 (half strength mode)	GV <sub>DD</sub> = 1.8 V
TSEC/10/100 signals	42	LV <sub>DD</sub> = 2.5/3.3 V
DUART, system control, I <sup>2</sup> C, JTAG	42	OV <sub>DD</sub> = 3.3 V
GPIO signals	42	OV <sub>DD</sub> = 3.3 V, LV <sub>DD</sub> = 2.5/3.3 V

### Table 3. Output Drive Capability

# 2.2 Power Sequencing

MPC8343EA does not require the core supply voltage and I/O supply voltages to be applied in any particular order. Note that during the power ramp up, before the power supplies are stable, there may be a period of time that I/O pins are actively driven. After the power is stable, as long as PORESET is asserted, most I/O pins are tri-stated. To minimize the time that I/O pins are actively driven, it is recommended to apply core voltage before I/O voltage and assert PORESET before the power supplies fully ramp up.

# **3** Power Characteristics

The estimated typical power dissipation for the MPC8343EA device is shown in Table 4.

	Core Frequency (MHz)	CSB Frequency (MHz)	Typical at T <sub>J</sub> = 65	Typical <sup>2, 3</sup>	Maximum <sup>4</sup>	Unit
PBGA	266	266	1.3	1.6	1.8	W
		133	1.1	1.4	1.6	W
	400	266	1.5	1.9	2.1	W
		133	1.4	1.7	1.9	W
	400	200	1.5	1.8	2.0	W
		100	1.3	1.7	1.9	w

Table 4. MPC8343EA Power Dissipation <sup>1</sup>

<sup>1</sup> The values do not include I/O supply power ( $OV_{DD}$ ,  $LV_{DD}$ ,  $GV_{DD}$ ) or  $AV_{DD}$ . For I/O power values, see Table 5.

<sup>2</sup> Typical power is based on a voltage of  $V_{DD}$  = 1.2 V, a junction temperature of  $T_J$  = 105°C, and a Dhrystone benchmark application.

<sup>3</sup> Thermal solutions may need to design to a value higher than typical power based on the end application, T<sub>A</sub> target, and I/O power.

<sup>4</sup> Maximum power is based on a voltage of  $V_{DD}$  = 1.2 V, worst case process, a junction temperature of  $T_J$  = 105°C, and an artificial smoke test.

Table 5 shows the estimated typical I/O power dissipation for MPC8343EA.

	Table 5. III 00040EA Typical 10 Tower Dissipation								
Interface	Parameter	DDR2 GV <sub>DD</sub> (1.8 V)	DDR1 GV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	Unit	Comments	
DDR I/O 65% utilization	200 MHz, 32 bits	0.31	0.42				W		
2.5 V Rs = 20 $\Omega$ Rt = 50 $\Omega$ 2 pair of clocks	266 MHz, 32 bits	0.35	0.5				W		
PCI I/O load = 30 pF	33 MHz, 32 bits			0.04			W		
	66 MHz, 32 bits			0.07			W		
Local Bus I/O	167 MHz, 32 bits			0.34			W		
Load = 25 pF	133 MHz, 32 bits			0.27			W		
	83 MHz, 32 bits			0.17			W		
	66 MHz, 32 bits			0.14			W		
	50 MHz, 32 bits			0.11			W		
Local Bus I/O Load = 25 pF	167 MHz, 32 bits 133 MHz, 32 bits 83 MHz, 32 bits 66 MHz, 32 bits			0.34 0.27 0.17 0.14			W W W W		

Table 5. MPC8343EA Typical I/O Power Dissipation

**Power Characteristics** 

Interface	Parameter	DDR2 GV <sub>DD</sub> (1.8 V)	DDR1 GV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	Unit	Comments
TSEC I/O	MII				0.01		W	Multiply by number of interfaces used.
Load = 25 pF	GMII or TBI				0.06		W	or intenaces used.
	RGMII or RTBI					0.04	W	
USB	12 MHz			0.01			W	
	480 MHz			0.2			W	
Other I/O				0.01			W	

Table 5. MPC8343EA Typical I/O Power Dissipation (continued)

**Clock Input Timing** 

# 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8343EA.

# 4.1 DC Electrical Characteristics

Table 6 provides the clock input (CLKIN/PCI\_SYNC\_IN) DC timing specifications for the MPC8343EA.

Parameter	Condition	Symbol	Min	Мах	Unit
Input high voltage	—	V <sub>IH</sub>	2.7	OV <sub>DD</sub> + 0.3	V
Input low voltage	—	V <sub>IL</sub>	-0.3	0.4	V
CLKIN input current	$0V \leq V_{IN} \leq OV_{DD}$	I <sub>IN</sub>	—	±10	μA
PCI_SYNC_IN input current	$\begin{array}{c} 0V \leq V_{IN} \leq 0.5 \ V \ or \\ OV_{DD} - 0.5 \ V \leq V_{IN} \leq OV_{DD} \end{array}$	I <sub>IN</sub>	_	±10	μA
PCI_SYNC_IN input current	$0.5~\text{V} \leq \text{V}_{\text{IN}} \leq \text{OVDD} - 0.5~\text{V}$	I <sub>IN</sub>	—	±50	μA

 Table 6. CLKIN DC Timing Specifications

# 4.2 AC Electrical Characteristics

The primary clock source for the MPC8343EA can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 7 provides the clock input (CLKIN/PCI\_CLK) AC timing specifications for the MPC8343EA.

Table 7. CLKIN AC Timing Specifications

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
CLKIN/PCI_CLK frequency	f <sub>CLKIN</sub>	_	_	66	MHz	1
CLKIN/PCI_CLK cycle time	t <sub>CLKIN</sub>	15	—	_	ns	_
CLKIN/PCI_CLK rise and fall time	t <sub>KH</sub> , t <sub>KL</sub>	0.6	1.0	2.3	ns	2
CLKIN/PCI_CLK duty cycle	t <sub>KHK</sub> /t <sub>CLKIN</sub>	40	—	60	%	3
CLKIN/PCI_CLK jitter	—		—	±150	ps	4, 5

Notes:

1. **Caution:** The system, core, USB, security, and TSEC must not exceed their respective maximum or minimum operating frequencies.

- 2. Rise and fall times for CLKIN/PCI\_CLK are measured at 0.4 and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter-short term and long term-and is guaranteed by design.
- 5. The CLKIN/PCI\_CLK driver's closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.

# 5 **RESET Initialization**

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8343EA.

# 5.1 **RESET DC Electrical Characteristics**

Table 8 provides the DC electrical characteristics for the RESET pins of the MPC8343EA.

Table 8. RESET Pins DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V <sub>IH</sub>		2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>		-0.3	0.8	V
Input current	I <sub>IN</sub>			±5	μA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V

### Notes:

1. This table applies for pins PORESET, HRESET, SRESET and QUIESCE.

2. HRESET and SRESET are open drain pins, thus V<sub>OH</sub> is not relevant for those pins.

# 5.2 **RESET AC Electrical Characteristics**

Table 9 provides the reset initialization AC timing specifications of the MPC8343EA.

**Table 9. RESET Initialization Timing Specifications** 

Parameter/Condition	Min	Max	Unit	Notes
Required assertion time of HRESET or SRESET (input) to activate reset flow	32	_	t <sub>PCI_SYNC_IN</sub>	1
Required assertion time of PORESET with stable clock applied to CLKIN when the MPC8343EA is in PCI host mode	32	_	t <sub>CLKIN</sub>	2
Required assertion time of PORESET with stable clock applied to PCI_SYNC_IN when the MPC8343EA is in PCI agent mode	32	_	<sup>t</sup> PCI_SYNC_IN	1
HRESET/SRESET assertion (output)	512	—	t <sub>PCI_SYNC_IN</sub>	1
HRESET negation to SRESET negation (output)	16	—	t <sub>PCI_SYNC_IN</sub>	1
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the MPC8343EA is in PCI host mode	4	-	t <sub>CLKIN</sub>	2
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the MPC8343EA is in PCI agent mode	4	—	<sup>t</sup> PCI_SYNC_IN	1

Parameter/Condition	Min	Мах	Unit	Notes
Input hold time for POR configuration signals with respect to negation of HRESET	0	—	ns	
Time for the MPC8343EA to turn off POR configuration signals with respect to the assertion of HRESET	_	4	ns	3
Time for the MPC8343EA to turn on POR configuration signals with respect to the negation of $\overrightarrow{\text{HRESET}}$	1	_	t <sub>PCI_SYNC_IN</sub>	1, 3

## Table 9. RESET Initialization Timing Specifications (continued)

#### Notes:

1. t<sub>PCI\_SYNC\_IN</sub> is the clock period of the input clock applied to PCI\_SYNC\_IN. In PCI host mode, the primary clock is applied to the CLKIN input, and PCI\_SYNC\_IN period depends on the value of CFG\_CLKIN\_DIV. See the *MPC8349EA Integrated Host Processor Reference Manual*.

2. tCLKIN is the clock period of the input clock applied to CLKIN. It is valid only in PCI host mode. See the MPC8349EA Integrated Host Processor Reference Manual.

3. POR configuration signals consist of CFG\_RESET\_SOURCE[0:2] and CFG\_CLKIN\_DIV.

## Table 10 lists the PLL and DLL lock times.

Table 10. PLL and DLL Lock Times

Parameter/Condition	Min	Мах	Unit	Notes
PLL lock times	_	100	μs	
DLL lock times	7680	122,880	csb_clk cycles	1, 2

Notes:

1. DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb\_clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.

2. The csb\_clk is determined by the CLKIN and system PLL ratio. See Section 19, "Clocking."

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8343EA. Note that DDR SDRAM is  $GV_{DD}(typ) = 2.5$  V and DDR2 SDRAM is  $GV_{DD}(typ) = 1.8$  V. The AC electrical specifications are the same for DDR and DRR2 SDRAM.

## NOTE

The information in this document is accurate for revision 3.0 silicon and later. For information on revision 1.1 silicon and earlier versions see the *MPC8343E PowerQUICC<sup>TM</sup> II Pro Integrated Host Processor Hardware Specifications*. See Section 23.1, "Part Numbers Fully Addressed by This Document," for silicon revision level determination.

# 6.1 DDR and DDR2 SDRAM DC Electrical Characteristics

Table 11 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the MPC8343EA when  $GV_{DD}(typ) = 1.8 \text{ V}.$ 

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
I/O supply voltage	GV <sub>DD</sub>	1.71	1.89	V	1
I/O reference voltage	MV <sub>REF</sub>	$0.49  imes GV_{DD}$	$0.51  imes GV_{DD}$	V	2
I/O termination voltage	V <sub>TT</sub>	MV <sub>REF</sub> – 0.04	MV <sub>REF</sub> + 0.04	V	3
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.125	GV <sub>DD</sub> + 0.3	V	
Input low voltage	V <sub>IL</sub>	-0.3	MV <sub>REF</sub> – 0.125	V	
Output leakage current	I <sub>OZ</sub>	-9.9	9.9	μA	4
Output high current (V <sub>OUT</sub> = 1.420 V)	I <sub>OH</sub>	-13.4	_	mA	
Output low current (V <sub>OUT</sub> = 0.280 V)	I <sub>OL</sub>	13.4		mA	

Table 11. DDR2 SDRAM DC Electrical Characteristics for GV<sub>DD</sub>(typ) = 1.8 V

Notes:

1.  $GV_{DD}$  is expected to be within 50 mV of the DRAM  $GV_{DD}$  at all times.

2.  $MV_{REF}$  is expected to equal 0.5 ×  $GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  cannot exceed ±2% of the DC value.

 V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to equal MV<sub>REF</sub> This rail should track variations in the DC level of MV<sub>REF</sub>

4. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  GV<sub>DD</sub>.

Table 12 provides the DDR2 capacitance when  $GV_{DD}(typ) = 1.8$  V.

Table 12. DDR2 SDRAM Capacitance for GV <sub>DD</sub> (typ) = 1.8 V
---

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input/output capacitance: DQ, DQS, DQS	C <sub>IO</sub>	6	8	pF	1
Delta input/output capacitance: DQ, DQS, DQS	C <sub>DIO</sub>	_	0.5	pF	1

Note:

1. This parameter is sampled.  $GV_{DD} = 1.8 \text{ V} \pm 0.090 \text{ V}$ , f = 1 MHz, T<sub>A</sub> = 25°C, V<sub>OUT</sub> =  $GV_{DD}/2$ , V<sub>OUT</sub> (peak-to-peak) = 0.2 V.

Table 13 provides the recommended operating conditions for the DDR SDRAM component(s) when  $GV_{DD}(typ) = 2.5 \text{ V}.$ 

Table 13. DDR SDRAM DC Electrical Characteristics for GV<sub>DD</sub>(typ) = 2.5 V

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	GV <sub>DD</sub>	2.375	2.625	V	1
I/O reference voltage	MV <sub>REF</sub>	$0.49  imes GV_{DD}$	$0.51  imes GV_{DD}$	V	2
I/O termination voltage	V <sub>TT</sub>	MV <sub>REF</sub> - 0.04	MV <sub>REF</sub> + 0.04	V	3
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.18	GV <sub>DD</sub> + 0.3	V	
Input low voltage	V <sub>IL</sub>	-0.3	MV <sub>REFm</sub> – 0.18	V	
Output leakage current	I <sub>OZ</sub>	-9.9	-9.9	μA	4
Output high current (V <sub>OUT</sub> = 1.95 V)	I <sub>ОН</sub>	-15.2	—	mA	
Output low current (V <sub>OUT</sub> = 0.35 V)	I <sub>OL</sub>	15.2	—	mA	

Notes:

1.  $GV_{DD}$  is expected to be within 50 mV of the DRAM  $GV_{DD}$  at all times.

2. MV<sub>REF</sub> is expected to be equal to 0.5 × GV<sub>DD</sub>, and to track GV<sub>DD</sub> DC variations as measured at the receiver. Peak-to-peak noise on MV<sub>REF</sub> may not exceed ±2% of the DC value.

3. V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV<sub>REF</sub>. This rail should track variations in the DC level of MV<sub>REF</sub>.

4. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  GV<sub>DD</sub>.

Table 14 provides the DDR capacitance when  $GV_{DD}$  (typ) = 2.5 V.

## Table 14. DDR SDRAM Capacitance for GV<sub>DD</sub>(typ) = 2.5 V

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS	C <sub>IO</sub>	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C <sub>DIO</sub>		0.5	pF	1

Note:

1. This parameter is sampled.  $GV_{DD} = 2.5 V \pm 0.125 V$ , f = 1 MHz, T<sub>A</sub> = 25°C, V<sub>OUT</sub> = GVDD/2, V<sub>OUT</sub> (peak-to-peak) = 0.2 V.

Table 15 provides the current draw characteristics for  $MV_{REF}$ .

Table 15. Current Draw Characteristics for MV<sub>REF</sub>

Parameter/Condition	Symbol	Min	Max	Unit	Note
Current draw for MV <sub>REF</sub>	I <sub>MVREF</sub>		500	μA	1

Note:

1. The voltage regulator for  $MV_{REF}$  must supply up to 500  $\mu$ A current.

# 6.2 DDR and DDR2 SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR and DDR2 SDRAM interface.

# 6.2.1 DDR and DDR2 SDRAM Input AC Timing Specifications

Table 16 provides the input AC timing specifications for the DDR2 SDRAM when  $GV_{DD}(typ) = 1.8 \text{ V}$ .

## Table 16. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface

At recommended operating conditions with  $GV_{DD}$  of 1.8 ± 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V <sub>IL</sub>	_	MV <sub>REF</sub> – 0.25	V	
AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.25		V	

Table 17 provides the input AC timing specifications for the DDR SDRAM when  $GV_{DD}(typ) = 2.5 V$ .

Table 17. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface

At recommended operating conditions with  $GV_{DD}$  of 2.5 ± 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V <sub>IL</sub>	_	MV <sub>REF</sub> – 0.31	V	
AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.31	_	V	

## Table 18 provides the input AC timing specifications for the DDR SDRAM interface.

## Table 18. DDR and DDR2 SDRAM Input AC Timing Specifications

At recommended operating conditions with  $GV_{DD}$  of (1.8 or 2.5 V) ± 5%.

Parameter		Symbol	Min	Max	Unit	Notes
Controller Skew for MDQS—MDQ/MECC/MDM		t <sub>CISKEW</sub>			ps	1, 2
	400 MHz		-600	600		3
	333 MHz		-750	750		
	266 MHz		-750	750		
	200 MHz		-750	750		

Note:

1. t<sub>CISKEW</sub> represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.

 The amount of skew that can be tolerated from MDQS to a corrresponding MDQ signal is called t<sub>DISKEW</sub>. This can be determined by the equation: t<sub>DISKEW</sub> = ± (T/4 – abs (t<sub>CISKEW</sub>)); where T is the clock period and abs (t<sub>CISKEW</sub>) is the absolute value of t<sub>CISKEW</sub>.

3. This specification applies only to the DDR2 interface.

# 6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications

Table 19 shows the DDR and DDR2 output AC timing specifications.

### Table 19. DDR and DDR2 SDRAM Output AC Timing Specifications

At recommended operating conditions with  $GV_{DD}$  of (1.8 or 2.5 V) ± 5%.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)	<sup>t</sup> мск	5	10	ns	2
ADDR/CMD/MODT output setup with respect to MCK	t <sub>DDKHAS</sub>			ns	3
400 MHz		1.95	—		
333 MHz		2.40	—		
266 MHz		3.15	—		
200 MHz		4.20	—		
ADDR/CMD/MODT output hold with respect to MCK	t <sub>DDKHAX</sub>			ns	3
400 MHz		1.95	—		
333 MHz		2.40	—		
266 MHz		3.15	—		
200 MHz		4.20	—		

## Table 19. DDR and DDR2 SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions with GV\_{DD} of (1.8 or 2.5 V)  $\pm$  5%.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MCS(n) output setup with respect to MCK	t <sub>DDKHCS</sub>			ns	3
400 MHz		1.95	—		
333 MHz		2.40	—		
266 MHz		3.15	—		
200 MHz		4.20	—		
MCS(n) output hold with respect to MCK	t <sub>DDKHCX</sub>			ns	3
400 MHz		1.95	—		
333 MHz		2.40	—		
266 MHz		3.15	—		
200 MHz		4.20	—		
MCK to MDQS Skew	t <sub>DDKHMH</sub>	-0.6	0.6	ns	4
MDQ/MECC/MDM output setup with respect to MDQS	<sup>t</sup> DDKHDS, t <sub>DDKLDS</sub>			ps	5
400 MHz		700	—		
333 MHz		775	—		
266 MHz		1100	—		
200 MHz		1200	—		
MDQ/MECC/MDM output hold with respect to MDQS	t <sub>DDKHDX,</sub> t <sub>DDKLDX</sub>			ps	5
400 MHz		700	—		
333 MHz		900	—		
266 MHz		1100	—		
200 MHz		1200	—		
MDQS preamble start	t <sub>DDKHMP</sub>	$-0.5\times t_{MCK}-0.6$	$-0.5\times t_{MCK}+0.6$	ns	6

### Table 19. DDR and DDR2 SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions with GV\_DD of (1.8 or 2.5 V)  $\pm$  5%.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MDQS epilogue end	t <sub>DDKHME</sub>	-0.6	0.6	ns	6

#### Notes:

- The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output goes invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are set up (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.
- 4. t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 registerand is typically set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these two parameters are set to the same adjustment value. See the MPC8349EA PowerQUICC II Pro Integrated Processor Reference Manual for the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.

Figure 4 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t<sub>DDKHMH</sub>).




Figure 4. Timing Diagram for t<sub>DDKHMH</sub>

Figure 5 shows the DDR SDRAM output timing diagram.




Figure 5. DDR SDRAM Output Timing Diagram

Figure 6 provides the AC test load for the DDR bus.




Figure 6. DDR AC Test Load

#### DUART

# 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8343EA.

# 7.1 DUART DC Electrical Characteristics

Table 20 provides the DC electrical characteristics for the DUART interface of the MPC8343EA.

## Table 20. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current (0.8 V $\leq$ V <sub>IN</sub> $\leq$ 2 V)	I <sub>IN</sub>	_	±5	μA
High-level output voltage, $I_{OH} = -100 \ \mu A$	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2	_	V
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V <sub>OL</sub>	—	0.2	V

Note:

1. Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

# 7.2 DUART AC Electrical Specifications

Table 21 provides the AC timing parameters for the DUART interface of the MPC8343EA.

## Table 21. DUART AC Timing Specifications

Parameter	Value	Unit	Notes
Minimum baud rate	256	baud	
Maximum baud rate	>1,000,000	baud	1
Oversample rate	16	_	2

Notes:

1. Actual attainable baud rate will be limited by the latency of interrupt processing.

2. The middle of a start bit is detected as the 8<sup>th</sup> sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16<sup>th</sup> sample.

# 8 Ethernet: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speeds (10/100/1000 Mbps) and MII management.

# 8.1 Three-Speed Ethernet Controller (TSEC) —MII/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to the the media independent interface (MII), reduced gigabit media independent interface (RGMII), and reduced ten-bit interface (RTBI) signals except management data input/output (MDIO) and management data clock (MDC). The MII interface is defined for 3.3 V, and the RGMII and RTBI interfaces can operate at 3.3 or 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard *Reduced Pin-Count Interface for Gigabit Ethernet Physical Layer Device Specification*, Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in Section 8.3, "Ethernet Management Interface Electrical Characteristics."

# 8.1.1 TSEC DC Electrical Characteristics

All MII, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 22 and Table 23. The potential applied to the input of a MII, RGMII, or RTBI receiver may exceed the potential of the receiver power supply .The RGMII and RTBI signals are based on a 2.5 V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

Parameter	Symbol	Conditions		Min	Мах	Unit
Supply voltage 3.3 V	LV <sub>DD</sub> <sup>2</sup>	—		2.97	3.63	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0 mA	LV <sub>DD</sub> = Min	2.40	LV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.0 mA	LV <sub>DD</sub> = Min	GND	0.50	V
Input high voltage	V <sub>IH</sub>	_	—	2.0	LV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	_	—	-0.3	0.90	V
Input high current	IIH	$V_{IN}^{1} = LV_{DD}$		—	40	μA
Input low current	۱ <sub>IL</sub>	V <sub>IN</sub> <sup>1</sup> = GND		-600	—	μA

Table 22. MII DC Electrical Characteristics

### Notes:

1. The symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

2. MII pins not needed for RGMII or RTBI operation are powered by the OV<sub>DD</sub> supply.

Parameters	Symbol	Conditions		Min	Max	Unit
Supply voltage 2.5 V	LV <sub>DD</sub>	—		2.37	2.63	V
Output high voltage	V <sub>OH</sub>	$I_{OH} = -1.0 \text{ mA}$ $LV_{DD} = Min$		2.00	LV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	$I_{OL} = 1.0 \text{ mA}$ $LV_{DD} = Min$		GND – 0.3	0.40	V
Input high voltage	V <sub>IH</sub>	LV <sub>DD</sub> = Min		1.7	LV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	LV <sub>DD</sub> = Min	-0.3	0.70	V
Input high current	I <sub>IH</sub>	$V_{IN}^{1} = LV_{DD}$		—	10	μA
Input low current	۱ <sub>IL</sub>	V <sub>IN</sub> <sup>1</sup> = GND		-15	—	μA

## Table 23. RGMII/RTBI (When Operating at 2.5 V), DC Electrical Characteristics

### Note:

1. The symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

# 8.2 MII, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for MII, RGMII, and RTBI are presented in this section.

## 8.2.1 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

## 8.2.1.1 MII Transmit AC Timing Specifications

Table 24 provides the MII transmit AC timing specifications.

## Table 24. MII Transmit AC Timing Specifications

At recommended operating conditions with LV\_{DD} / OV\_{DD} of 3.3 V  $\pm$  10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t <sub>MTX</sub>	—	400	—	ns
TX_CLK clock period 100 Mbps	t <sub>MTX</sub>	—	40	—	ns
TX_CLK duty cycle	t <sub>MTXH</sub> /t <sub>MTX</sub>	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t <sub>MTKHDX</sub>	1	5	15	ns
TX_CLK data clock rise VIL(min) to VIH(max)	t <sub>MTXR</sub>	1.0	_	4.0	ns
TX_CLK data clock fall V <sub>IH</sub> (max) to V <sub>IL</sub> (min)	t <sub>MTXF</sub>	1.0	_	4.0	ns

Note:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). In general, the clock reference symbol is based on two to three letters representing the clock of a particular function. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

Figure 7 shows the MII transmit AC timing diagram.




Figure 7. MII Transmit AC Timing Diagram

## 8.2.1.2 MII Receive AC Timing Specifications

Table 25 provides the MII receive AC timing specifications.

Table 25. MII Receive AC Timing Specifications

At recommended operating conditions with  $LV_{DD}$  /  $OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RX_CLK clock period 10 Mbps	t <sub>MRX</sub>	—	400	—	ns
RX_CLK clock period 100 Mbps	t <sub>MRX</sub>	—	40	—	ns
RX_CLK duty cycle	t <sub>MRXH</sub> /t <sub>MRX</sub>	35	—	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>MRDVKH</sub>	10.0	—	—	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>MRDXKH</sub>	10.0	—	—	ns
RX_CLK clock rise V <sub>IL</sub> (min) to V <sub>IH</sub> (max)	t <sub>MRXR</sub>	1.0	—	4.0	ns
RX_CLK clock fall time V <sub>IH</sub> (max) to V <sub>IL</sub> (min)	t <sub>MRXF</sub>	1.0	_	4.0	ns

#### Note:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MRDVKH</sub> symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKL</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the low (L) state or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular functionl. For example, the subscript of t<sub>MRX</sub> represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

Figure 8 provides the AC test load for TSEC.




Figure 8. TSEC AC Test Load

#### Ethernet: Three-Speed Ethernet, MII Management

Figure 9 shows the MII receive AC timing diagram.




Figure 9. MII Receive AC Timing Diagram

## 8.2.2 RGMII and RTBI AC Timing Specifications

Table 26 presents the RGMII and RTBI AC timing specifications.

## Table 26. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 2.5 V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
Data to clock output skew (at transmitter)	t <sub>SKRGT</sub>	-0.5	—	0.5	ns
Data to clock input skew (at receiver) <sup>2</sup>	t <sub>SKRGT</sub>	1.0	_	2.8	ns
Clock cycle duration <sup>3</sup>	t <sub>RGT</sub>	7.2	8.0	8.8	ns
Duty cycle for 1000Base-T <sup>4, 5</sup>	t <sub>RGTH</sub> /t <sub>RGT</sub>	45	50	55	%
Duty cycle for 10BASE-T and 100BASE-TX <sup>3, 5</sup>	t <sub>RGTH</sub> /t <sub>RGT</sub>	40	50	60	%
Rise time (20%–80%)	t <sub>RGTR</sub>	_	—	0.75	ns
Fall time (20%–80%)	t <sub>RGTF</sub>	_	—	0.75	ns
GTX_CLK125 reference clock period	t <sub>G12</sub> 6	_	8.0	—	ns
GTX_CLK125 reference clock duty cycle	t <sub>G125H</sub> /t <sub>G125</sub>	47	—	53	%

Notes:

1. In general, the clock reference symbol for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t<sub>RGT</sub> represents the TBI (T) receive (RX) clock. Also, the notation for rise (R) and fall (F) times follows the clock symbol. For symbols representing skews, the subscript is SK followed by the clock being skewed (RGT).

2. This implies that PC board design requires clocks to be routed so that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.

3. For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.

4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned.

5. Duty cycle reference is  $L_{Vdd}/2$ .

6. This symbol represents the external GTX\_CLK125 and does not follow the original symbol naming convention.




Figure 10 shows the RBMII and RTBI AC timing and multiplexing diagrams.

Figure 10. RGMII and RTBI AC Timing and Multiplexing Diagrams

# 8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to the MII management interface signals management data input/output (MDIO) and management data clock (MDC). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in Section 8.1, "Three-Speed Ethernet Controller (TSEC) —MII/RGMII/RTBI Electrical Characteristics."

## 8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 2.5 or 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 27 and Table 28.

Parameter	Symbol	Conditions		Min	Мах	Unit
Supply voltage (2.5 V)	LV <sub>DD</sub>	—		2.37	2.63	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	$LV_{DD} = Min$	2.00	LV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA	LV <sub>DD</sub> = Min	GND – 0.3	0.40	V
Input high voltage	V <sub>IH</sub>	—	LV <sub>DD</sub> = Min	1.7	—	V
Input low voltage	V <sub>IL</sub>	—	LV <sub>DD</sub> = Min	-0.3	0.70	V
Input high current	I <sub>IH</sub>	$V_{IN}^{1} = LV_{DD}$		—	10	μA
Input low current	IIL	$V_{IN} = LV_{DD}$		-15	—	μA

Table 27. MII Management DC Electrical Characteristics Powered at 2.5 V

### Note:

1. The symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

Table 28. MII Management DC Electrica	I Characteristics Powered at 3.3 V
---------------------------------------	------------------------------------

Parameter	Symbol	Conditions		Min	Мах	Unit
Supply voltage (3.3 V)	LV <sub>DD</sub>	_		2.97	3.63	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	$LV_{DD} = Min$	2.10	LV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA	LV <sub>DD</sub> = Min	GND	0.50	V
Input high voltage	V <sub>IH</sub>	-	_	2.00	—	V
Input low voltage	V <sub>IL</sub>	-	_	—	0.80	V
Input high current	IIH	LV <sub>DD</sub> = Max	V <sub>IN</sub> <sup>1</sup> = 2.1 V	—	40	μA
Input low current	I	LV <sub>DD</sub> = Max	V <sub>IN</sub> = 0.5 V	-600	—	μA

## Note:

1. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in Table 1 and Table 2.

# 8.3.2 MII Management AC Electrical Specifications

Table 29 provides the MII management AC timing specifications.

### Table 29. MII Management AC Timing Specifications

At recommended operating conditions with  $LV_{DD}$  is 3.3 V ± 10% or 2.5 V ± 5%

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit	Notes
MDC frequency	f <sub>MDC</sub>	—	2.5	_	MHz	2
MDC period	t <sub>MDC</sub>	—	400	—	ns	
MDC clock pulse width high	t <sub>MDCH</sub>	32	—	_	ns	
MDC to MDIO delay	t <sub>MDKHDX</sub>	10	—	170	ns	3
MDIO to MDC setup time	t <sub>MDDVKH</sub>	5	—	_	ns	
MDIO to MDC hold time	t <sub>MDDXKH</sub>	0	—	_	ns	
MDC rise time	t <sub>MDCR</sub>	—	—	10	ns	
MDC fall time	t <sub>MDHF</sub>	_	—	10	ns	

#### Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MDKHDX</sub> symbolizes management data timing (MD) for the time t<sub>MDC</sub> from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t<sub>MDDVKH</sub> symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MDC</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

- 2. This parameter is dependent on the csb\_clk speed (that is, for a csb\_clk of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a csb\_clk of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz).
- 3. This parameter is dependent on the csb\_clk speed (that is, for a csb\_clk of 267 MHz, the delay is 70 ns and for a csb\_clk of 333 MHz, the delay is 58 ns).

Figure 11 shows the MII management AC timing diagram.




Figure 11. MII Management Interface Timing Diagram

USB

# 9 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8343EA.

# 9.1 USB DC Electrical Characteristics

Table 30 provides the DC electrical characteristics for the USB interface.

## Table 30. USB DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current	I <sub>IN</sub>	—	±5	μ <b>A</b>
High-level output voltage, $I_{OH} = -100 \ \mu A$	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2	—	V
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V <sub>OL</sub>	—	0.2	V

Note:

1. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

# 9.2 USB AC Electrical Specifications

Table 31 describes the general timing parameters of the USB interface of the MPC8343EA.

## Table 31. USB General Timing Parameters

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
USB clock cycle time	t <sub>USCK</sub>	15	_	ns	
Input setup to USB clock—all inputs	t <sub>USIVKH</sub>	4	_	ns	
Input hold to USB clock—all inputs	t <sub>USIXKH</sub>	1	_	ns	
USB clock to output valid—all outputs	t <sub>USKHOV</sub>	_	7	ns	
Output hold from USB clock—all outputs	t <sub>USKHOX</sub>	2	_	ns	

Notes:


The symbols for timing specifications follow the pattern of t<sub>(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>USIXKH</sub> symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t<sub>USKHOX</sub> symbolizes USB timing (US) for the USB timing (US) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>


2. All timings are in reference to USB clock.

3. All signals are measured from  $OV_{DD}/2$  of the rising edge of the USB clock to  $0.4 \times OV_{DD}$  of the signal in question for 3.3 V signaling levels.

4. Input timings are measured at the pin.

5. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.





# 10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8343EA.

# **10.1 Local Bus DC Electrical Characteristics**

Table 32 provides the DC electrical characteristics for the local bus interface.

## Table 32. Local Bus DC Electrical Characteristics

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current	I <sub>IN</sub>	_	±5	μA
High-level output voltage, $I_{OH} = -100 \ \mu A$	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2	—	V
Low-level output voltage, I <sub>OL</sub> = 100 μA	V <sub>OL</sub>	—	0.2	V

# 10.2 Local Bus AC Electrical Specification

Table 33 and Table 34 describe the general timing parameters of the local bus interface of the MPC8343EA.

Table 33. Local Bus General T	iming Param	eters—DLI	L On	

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	7.5	_	ns	2
Input setup to local bus clock (except LUPWAIT)	t <sub>LBIVKH1</sub>	1.5	_	ns	3, 4
LUPWAIT input setup to local bus clock	t <sub>LBIVKH2</sub>	2.2	_	ns	3, 4
Input hold from local bus clock (except LUPWAIT)	t <sub>LBIXKH1</sub>	1.0	_	ns	3, 4
LUPWAIT Input hold from local bus clock	t <sub>LBIXKH2</sub>	1.0	_	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	_	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3	_	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT3</sub>	2.5	_	ns	7
Local bus clock to LALE rise	t <sub>LBKHLR</sub>	_	4.5	ns	
Local bus clock to output valid (except LAD/LDP and LALE)	t <sub>LBKHOV1</sub>	_	4.5	ns	
Local bus clock to data valid for LAD/LDP	t <sub>LBKHOV2</sub>	_	4.5	ns	3
Local bus clock to address valid for LAD	t <sub>LBKHOV3</sub>	—	4.5	ns	3
Output hold from local bus clock (except LAD/LDP and LALE)	t <sub>LBKHOX1</sub>	1	_	ns	3

#### Table 33. Local Bus General Timing Parameters—DLL On (continued)

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Output hold from local bus clock for LAD/LDP	t <sub>LBKHOX2</sub>	1	—	ns	3
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKHOZ</sub>	—	3.8	ns	

Notes:

- The symbols for timing specifications follow the pattern of t<sub>(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(First two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
  </sub>
- 2. All timings are in reference to the rising edge of LSYNC\_IN.
- 3. All signals are measured from  $OV_{DD}/2$  of the rising edge of LSYNC\_IN to 0.4 ×  $OV_{DD}$  of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 6. t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin equals the load on the LAD output pins.
- 8. For active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

### Table 34. Local Bus General Timing Parameters—DLL Bypass

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	15	_	ns	2
Input setup to local bus clock	t <sub>LBIVKH</sub>	7	—	ns	3, 4
Input hold from local bus clock	t <sub>LBIXKH</sub>	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT3</sub>	2.5	—	ns	7

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Local bus clock to output valid	t <sub>LBKHOV</sub>	—	3	ns	3
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKHOZ</sub>	—	4	ns	

#### Table 34. Local Bus General Timing Parameters—DLL Bypass (continued)

Notes:

The symbols for timing specifications follow the pattern of t<sub>(First two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(First two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKH0X</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.

- 2. All timings are in reference to the falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or the rising edge of LCLK0 (for all other inputs).
- 3. All signals are measured from OV<sub>DD</sub>/2 of the rising/falling edge of LCLK0 to 0.4 × OV<sub>DD</sub> of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 6. t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.the
- 7. t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin equals to the load on the LAD output pins.
- 8. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 9. DLL bypass mode is not recommended for use at frequencies above 66 MHz.

Figure 14 provides the AC test load for the local bus.




Figure 14. Local Bus C Test Load

Figure 15 through Figure 20 show the local bus signals.




Figure 15. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)




Figure 16. Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)

Local Bus




Figure 17. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Enabled)




Figure 18. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)




Figure 19. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Bypass Mode)

Local Bus




Figure 20. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Enabled)

## 11 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8343EA

## **11.1 JTAG DC Electrical Characteristics**

Table 35 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the MPC8343EA.

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V <sub>IH</sub>		OV <sub>DD</sub> - 0.3	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>		-0.3	0.8	V
Input current	I <sub>IN</sub>			±5	μA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	_	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	—	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	—	0.4	V

Table 35. JTAG interface DC Electrical Characteristics

## 11.2 JTAG AC Timing Specifications

This section describes the AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8343EA. Table 36 provides the JTAG AC timing specifications as defined in Figure 22 through Figure 25.

### Table 36. JTAG AC Timing Specifications (Independent of CLKIN)<sup>1</sup>

At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock frequency of operation	f <sub>JTG</sub>	0	33.3	MHz	
JTAG external clock cycle time	t <sub>JTG</sub>	30	—	ns	
JTAG external clock pulse width measured at 1.4 V	t <sub>JTKHKL</sub>	15	—	ns	
JTAG external clock rise and fall times	t <sub>JTGR</sub> , t <sub>JTGF</sub>	0	2	ns	
TRST assert time	t <sub>TRST</sub>	25	—	ns	3
Input setup times: Boundary-scan data TMS, TDI	t <sub>JTDVKH</sub> t <sub>JTIVKH</sub>	4 4		ns	4
Input hold times: Boundary-scan data TMS, TDI	t <sub>JTDXKH</sub> t <sub>JTIXKH</sub>	10 10	_	ns	4
Valid times: Boundary-scan data TDO	<sup>t</sup> jtkldv <sup>t</sup> jtklov	2 2	11 11	ns	5

#### JTAG

### Table 36. JTAG AC Timing Specifications (Independent of CLKIN) <sup>1</sup> (continued)

At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Мах	Unit	Notes
Output hold times: Boundary-scan data TDO	t <sub>jtkldx</sub> t <sub>jtklox</sub>	2 2		ns	5
JTAG external clock to output high impedance: Boundary-scan data TDO	<sup>t</sup> jtkldz <sup>t</sup> jtkloz	2 2	19 9	ns	5, 6

Notes:

- 1. All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50  $\Omega$  load (see Figure 21). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 2. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub></sub>
- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 4. Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.
- 5. Non-JTAG signal output timing with respect to t<sub>TCLK</sub>.
- 6. Guaranteed by design and characterization.

Figure 21 provides the AC test load for TDO and the boundary-scan outputs of the MPC8343EA.





Figure 21. AC Test Load for the JTAG Interface

Figure 22 provides the JTAG clock input timing diagram.



 $VM = Midpoint Voltage (OV_{DD}/2)$ 

Figure 22. JTAG Clock Input Timing Diagram

JTAG

Figure 23 provides the  $\overline{\text{TRST}}$  timing diagram.





Figure 24 provides the boundary-scan timing diagram.



VM = Midpoint Voltage (OV<sub>DD</sub>/2)

Figure 24. Boundary-Scan Timing Diagram

Figure 25 provides the test access port timing diagram.




Figure 25. Test Access Port Timing Diagram

# 12 I<sup>2</sup>C

I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8343EA.

## **12.1** I<sup>2</sup>C DC Electrical Characteristics

Table 37 provides the DC electrical characteristics for the I<sup>2</sup>C interface of the MPC8343EA.

### Table 37. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 10%.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7 \times OV_{DD}$	OV <sub>DD</sub> + 0.3	V	
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times \text{OV}_{\text{DD}}$	V	
Low level output voltage	V <sub>OL</sub>	0	$0.2\times \text{OV}_{\text{DD}}$	V	1
Output fall time from $V_{IH}(\text{min})$ to $V_{IL}(\text{max})$ with a bus capacitance from 10 to 400 pF	<sup>t</sup> I2KLKV	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>I2KHKL</sub>	0	50	ns	3
Input current each I/O pin (input voltage is between 0.1 $\times$ OV_{DD} and 0.9 $\times$ OV_{DD}(max)	Ι <sub>Ι</sub>	-10	10	μA	4
Capacitance for each I/O pin	CI	—	10	pF	

### Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2.  $C_B$  = capacitance of one bus line in pF.

3. Refer to the MPC8349E Integrated Host Processor Reference Manual for information on the digital filter used.

4. I/O pins obstruct the SDA and SCL lines if  $\mathsf{OV}_\mathsf{DD}$  is switched off.

## 12.2 I<sup>2</sup>C AC Electrical Specifications

Table 38 provides the AC timing parameters for the I<sup>2</sup>C interface of the MPC8343EA. Note that all values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 37).

Parameter	Symbol <sup>1</sup>	Min	Max	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	—	μS
High period of the SCL clock	t <sub>I2CH</sub>	0.6	—	μS
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	—	μS
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	_	μS
Data setup time	t <sub>I2DVKH</sub>	100	—	ns

### Table 38. I<sup>2</sup>C AC Electrical Specifications

Parameter		Min	Max	Unit
Data hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>I2DXKL</sub>	02	0.9 <sup>3</sup>	μS
Rise time of both SDA and SCL signals	t <sub>I2CR</sub>	20 + 0.1 C <sub>b</sub> <sup>4</sup>	300	ns
Fall time of both SDA and SCL signals	t <sub>I2CF</sub>	20 + 0.1 C <sub>b</sub> <sup>4</sup>	300	ns
Set-up time for STOP condition	t <sub>I2PVKH</sub>	0.6	_	μS
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	_	μS
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	$0.1 \times OV_{DD}$	_	V
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times OV_{DD}$	_	V

### Table 38. I<sup>2</sup>C AC Electrical Specifications (continued)

### Notes:

1. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H)</sub> state or setup time. Also, t<sub>I2SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) goes invalid (X) relative to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the stop condition (P) reaches the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. MPC8343EA provides a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL.

- 3. The maximum t<sub>I2DVKH</sub> must be met only if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.
- 4. C<sub>B</sub> = capacitance of one bus line in pF.

Figure 26 provides the AC test load for the  $I^2C$ .




Figure 26. I<sup>2</sup>C AC Test Load

Figure 27 shows the AC timing diagram for the  $I^2C$  bus.




Figure 27. I<sup>2</sup>C Bus AC Timing Diagram

PCI

## 13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8343EA.

## **13.1 PCI DC Electrical Characteristics**

Table 39 provides the DC electrical characteristics for the PCI interface of the MPC8343EA.

Parameter	Symbol	Test Condition	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	$V_{OUT} \ge V_{OH}$ (min) or	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	$V_{OUT} \le V_{OL}$ (max)	-0.3	0.8	V
Input current	I <sub>IN</sub>	$V_{IN}$ <sup>1</sup> = 0 V or $V_{IN}$ = $OV_{DD}$	—	±5	μA
High-level output voltage	V <sub>OH</sub>	$OV_{DD} = min,$ $I_{OH} = -100 \ \mu A$	OV <sub>DD</sub> – 0.2	—	V
Low-level output voltage	V <sub>OL</sub>	$OV_{DD} = min,$ $I_{OL} = 100 \ \mu A$	—	0.2	V

 Table 39. PCI DC Electrical Characteristics

Note:

1. The symbol  $V_{\text{IN}}$  in this case, represents the  $\text{OV}_{\text{IN}}$  symbol referenced in Table 1.

## 13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8343EA. Note that the PCI\_CLK or PCI\_SYNC\_IN signal is used as the PCI input clock depending on whether the MPC8343EA is configured as a host or agent device. Table 40 provides the PCI AC timing specifications at 66 MHz.

Table 40. PCI AC Timing Spe	cifications at 66 MHz <sup>6</sup>
-----------------------------	------------------------------------

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Clock to output valid	<sup>t</sup> PCKHOV	_	6.0	ns	2
Output hold from clock	t <sub>PCKHOX</sub>	1	_	ns	2
Clock to output high impedance	t <sub>PCKHOZ</sub>	_	14	ns	2, 3
Input setup to clock	t <sub>PCIVKH</sub>	3.0	_	ns	2, 4
Input hold from clock	t <sub>PCIXKH</sub>	0	_	ns	2, 4

Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub>

2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.

3. For active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

4. Input timings are measured at the pin.

6. PCI timing depends on M66EN and the ratio between PCI1/PCI2. Refer to the PCI chapter of the reference manual for a description of M66EN.

MPC8343EA PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications, Rev. 5

#### Freescale Semiconductor

### Table 41. PCI AC Timing Specifications at 33 MHz

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Clock to output valid	<sup>t</sup> PCKHOV	—	11	ns	2
Output hold from clock	t <sub>PCKHOX</sub>	2	—	ns	2
Clock to output high impedance	t <sub>PCKHOZ</sub>	—	14	ns	2, 3
Input setup to clock	t <sub>PCIVKH</sub>	3.0	—	ns	2, 4
Input hold from clock	t <sub>PCIXKH</sub>	0	_	ns	2, 4

Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub>

2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.

Table 41 provides the PCI AC timing specifications at 33 MHz.

3. For active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

4. Input timings are measured at the pin.

Figure 28 provides the AC test load for PCI.




Figure 28. PCI AC Test Load

Figure 29 shows the PCI input AC timing diagram.




Figure 29. PCI Input AC Timing Diagram

PCI

Figure 30 shows the PCI output AC timing diagram.




Figure 30. PCI Output AC Timing Diagram

## 14 Timers

This section describes the DC and AC electrical specifications for the timers.

## 14.1 Timer DC Electrical Characteristics

Table 42 provides the DC electrical characteristics for the MPC8343EA timer pins, including TIN,  $\overline{\text{TOUT}}$ , TGATE, and RTC\_CLK.

Characteristic	Symbol	Condition	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>		2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>		-0.3	0.8	V
Input current	I <sub>IN</sub>			±5	μA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V

**Table 42. Timer DC Electrical Characteristics** 

## 14.2 Timer AC Timing Specifications

Table 43 provides the timer input and output AC timing specifications.

### Table 43. Timers Input AC Timing Specifications <sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
Timers inputs—minimum pulse width	t <sub>TIWID</sub>	20	ns

### Notes:

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.

2. Timer inputs and outputs are asynchronous to any visible clock. Timer outputs should be synchronized before use by external synchronous logic. Timer inputs are required to be valid for at least t<sub>TIWID</sub> ns to ensure proper operation.

GPIO

## 15 GPIO

This section describes the DC and AC electrical specifications for the GPIO.

## **15.1 GPIO DC Electrical Characteristics**

Table 44 provides the DC electrical characteristics for the MPC8343EA GPIO.

### Table 44. GPIO DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>		2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>		-0.3	0.8	V
Input current	I <sub>IN</sub>			±5	μA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V

## 15.2 GPIO AC Timing Specifications

Table 45 provides the GPIO input and output AC timing specifications.

### Table 45. GPIO Input AC Timing Specifications <sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
GPIO inputs—minimum pulse width	t <sub>PIWID</sub>	20	ns

### Notes:

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.

 GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by external synchronous logic. GPIO inputs must be valid for at least t<sub>PIWID</sub> ns to ensure proper operation.

## 16 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins.

## **16.1 IPIC DC Electrical Characteristics**

Table 46 provides the DC electrical characteristics for the external interrupt pins.

### **Table 46. IPIC DC Electrical Characteristics**

Characteristic	Symbol	Condition	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>		2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>		-0.3	0.8	V
Input current	I <sub>IN</sub>			±5	μA
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	—	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	—	0.4	V

### Notes:

1. This table applies for pins IRQ[0:7], IRQ\_OUT, and MCP\_OUT.

2. IRQ\_OUT and MCP\_OUT are open-drain pins; thus V<sub>OH</sub> is not relevant for those pins.

## 16.2 IPIC AC Timing Specifications

Table 47 provides the IPIC input and output AC timing specifications.

### Table 47. IPIC Input AC Timing Specifications <sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
IPIC inputs—minimum pulse width	t <sub>PICWID</sub>	20	ns

### Notes:

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.

2. IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by external synchronous logic. IPIC inputs must be valid for at least t<sub>PICWID</sub> ns to ensure proper operation in edge triggered mode.

49

SPI

## 17 SPI

This section describes the SPI DC and AC electrical specifications.

## 17.1 SPI DC Electrical Characteristics

Table 48 provides the SPI DC electrical characteristics.

### Table 48. SPI DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>		2.0	OV <sub>DD</sub> +0.3	V
Input low voltage	V <sub>IL</sub>		-0.3	0.8	V
Input current	I <sub>IN</sub>			±5	μA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V

## 17.2 SPI AC Timing Specifications

Table 49 provides the SPI input and output AC timing specifications.

Table 49.	SPI AC	Timing	Specifications	1
-----------	--------	--------	----------------	---

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
SPI outputs valid—Master mode (internal clock) delay	t <sub>NIKHOV</sub>		6	ns
SPI outputs hold—Master mode (internal clock) delay	t <sub>NIKHOX</sub>	0.5		ns
SPI outputs valid—Slave mode (external clock) delay	t <sub>NEKHOV</sub>		8	ns
SPI outputs hold—Slave mode (external clock) delay	t <sub>NEKHOX</sub>	2		ns
SPI inputs—Master mode (internal clock input setup time	t <sub>NIIVKH</sub>	4		ns
SPI inputs—Master mode (internal clock input hold time	t <sub>NIIXKH</sub>	0		ns
SPI inputs—Slave mode (external clock) input setup time	t <sub>NEIVKH</sub>	4		ns
SPI inputs—Slave mode (external clock) input hold time	t <sub>NEIXKH</sub>	2		ns

### Notes:

1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>NIKHOX</sub> symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).

Figure 31 provides the AC test load for the SPI.





Figure 32 and Figure 33 represent the AC timings from Table 49. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


Figure 32 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.



Figure 33 shows the SPI timings in master mode (internal clock).



Note: The clock edge is selectable on SPI.

Figure 33. SPI AC Timing in Master Mode (Internal Clock) Diagram

SPI

## 18 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8343EA is available in a plastic ball grid array (PBGA). See Section 18.1, "Package Parameters for the MPC8343EA PBGA" and Section 18.2, "Mechanical Dimensions of the MPC8343EA PBGA."

## 18.1 Package Parameters for the MPC8343EA PBGA

The package parameters are as provided in the following list. The package type is  $29 \text{ mm} \times 29 \text{ mm}$ , 620 plastic ball grid array (PBGA).

Package outline	$29 \text{ mm} \times 29 \text{ mm}$
Interconnects	620
Pitch	1.00 mm
Module height (maximum)	2.46 mm
Module height (typical)	2.23 mm
Module height (minimum)	2.00 mm
Solder Balls	62 Sn/36 Pb/2 Ag (ZQ package)
	95.5 Sn/0.5 Cu/4Ag (VR package)
Ball diameter (typical)	0.60 mm

## 18.2 Mechanical Dimensions of the MPC8343EA PBGA

Figure 34 shows the mechanical dimensions and bottom surface nomenclature of the MPC8343EA, 620-PBGA package.




Figure 34. Mechanical Dimensions and Bottom Surface Nomenclature of the MPC8343EA PBGA

### Notes:

- 1. All dimensions in millimeters
- 2. Dimensioning and tolerancing per ASME Y14. 5M-1994
- 3. Maximum solder ball diameter measured parallel to datum A
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

## 18.3 Pinout Listings

Table 47 provides the pin-out listing for the MPC8343EA, 620-PBGA package.

### Table 50. MPC8343EA (PBGA) Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	PCI		•	
PCI1_INTA/IRQ_OUT	D20	0	OV <sub>DD</sub>	2
PCI1_RESET_OUT	B21	0	OV <sub>DD</sub>	
PCI1_AD[31:0]	E19, D17, A16, A18, B17, B16, D16, B18, E17, E16, A15, C16, D15, D14, C14, A12, D12, B11, C11, E12, A10, C10, A9, E11, E10, B9, B8, D9, A8, C9, D8, C8	I/O	OV <sub>DD</sub>	
PCI1_C/BE[3:0]	A17, A14, A11, B10	I/O	OV <sub>DD</sub>	
PCI1_PAR	D13	I/O	OV <sub>DD</sub>	
PCI1_FRAME	B14	I/O	OV <sub>DD</sub>	5
PCI1_TRDY	A13	I/O	OV <sub>DD</sub>	5
PCI1_IRDY	E13	I/O	OV <sub>DD</sub>	5
PCI1_STOP	C13	I/O	OV <sub>DD</sub>	5
PCI1_DEVSEL	B13	I/O	OV <sub>DD</sub>	5
PCI1_IDSEL	C17	I	OV <sub>DD</sub>	
PCI1_SERR	C12	I/O	OV <sub>DD</sub>	5
PCI1_PERR	B12	I/O	OV <sub>DD</sub>	5
PCI1_REQ[0]	A21	I/O	OV <sub>DD</sub>	
PCI1_REQ[1]/CPCI1_HS_ES	C19	I	OV <sub>DD</sub>	
PCI1_REQ[2:4]	C18, A19, E20	I	OV <sub>DD</sub>	
PCI1_GNT0	B20	I/O	OV <sub>DD</sub>	
PCI1_GNT1/CPCI1_HS_LED	C20	0	OV <sub>DD</sub>	
PCI1_GNT2/CPCI1_HS_ENUM	B19	0	OV <sub>DD</sub>	
PCI1_GNT[3:4]	A20, E18	0	OV <sub>DD</sub>	
M66EN	L26	I	OV <sub>DD</sub>	
	DDR SDRAM Memory Interface			
MDQ[0:31]	AC25, AD27, AD25, AH27, AE28, AD26, AD24, AF27, AF25, AF28, AH24, AG26, AE25, AG25, AH26, AH25, AG22, AH22, AE21, AD19, AE22, AF23, AE19, AG20, AG19, AD17, AE16, AF16, AF18, AG18, AH17, AH16	I/O	GV <sub>DD</sub>	

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MECC[0:4]/MSRCID[0:4]	AG13, AE14, AH12, AH10, AE15	I/O	GV <sub>DD</sub>	
MECC[5]/MDVAL	AH14	I/O	GV <sub>DD</sub>	
MECC[6:7]	AE13, AH11	I/O	GV <sub>DD</sub>	
MDM[0:3]	AG28, AG24, AF20, AG17	0	GV <sub>DD</sub>	
MDM[8]	AG12	0	GV <sub>DD</sub>	
MDQS[0:3]	AE27, AE26, AE20, AH18	I/O	GV <sub>DD</sub>	
MDQS[8]	AH13	I/O	GV <sub>DD</sub>	
MBA[0:1]	AF10, AF11	0	GV <sub>DD</sub>	
MA[0:14]	AF13, AF15, AG16, AD16, AF17, AH20, AH19, AH21, AD18, AG21, AD13, AF21, AF22, AE1, AA5	0	GV <sub>DD</sub>	
MWE	AD10	0	GV <sub>DD</sub>	
MRAS	AF7	0	GV <sub>DD</sub>	
MCAS	AG6	0	GV <sub>DD</sub>	
MCS[0:3]	AE7, AH7, AH4, AF2	0	GV <sub>DD</sub>	
MCKE[0:1]	AG23, AH23	0	GV <sub>DD</sub>	3
MCK[0:3]	AH15, AE24, AE2, AF14	0	GV <sub>DD</sub>	
MCK[0:3]	AG15, AD23, AE3, AG14	0	GV <sub>DD</sub>	
MODT[0:3]	AG5, AD4, AH6, AF4	0	GV <sub>DD</sub>	
MBA[2]	AD22	0	GV <sub>DD</sub>	
MDIC0	AG11	I/O	_	10
MDIC1	AF12	I/O	_	10
	Local Bus Controller Interface			
LAD[0:31]	T4, T5, T1, R2, R3, T2, R1, R4, P1, P2, P3, P4, N1, N4, N2, N3, M1, M2, M3, N5, M4, L1, L2, L3, K1, M5, K2, K3, J1, J2, L5, J3	I/O	OV <sub>DD</sub>	
LDP[0]/CKSTOP_OUT	H1	I/O	OV <sub>DD</sub>	
LDP[1]/CKSTOP_IN	К5	I/O	OV <sub>DD</sub>	
LDP[2]/LCS[4]	H2	I/O	OV <sub>DD</sub>	
LDP[3]/LCS[5]	G1	I/O	OV <sub>DD</sub>	
LA[27:31]	J4, H3, G2, F1, G3	0	OV <sub>DD</sub>	
LCS[0:3]	J5, H4, F2, E1	0	OV <sub>DD</sub>	
LWE[0:3]/LSDDQM[0:3]/LBS[0:3]	F3, G4, D1, E2	0	OV <sub>DD</sub>	

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LBCTL	H5	0	OV <sub>DD</sub>	
LALE	E3	0	OV <sub>DD</sub>	
LGPL0/LSDA10/cfg_reset_source0	F4	I/O	OV <sub>DD</sub>	
LGPL1/LSDWE/cfg_reset_source1	D2	I/O	OV <sub>DD</sub>	
LGPL2/LSDRAS/LOE	C1	0	OV <sub>DD</sub>	
LGPL3/LSDCAS/ cfg_reset_source2	C2	I/O	OV <sub>DD</sub>	
LGPL4/LGTA/LUPWAIT/LPBSE	C3	I/O	OV <sub>DD</sub>	
LGPL5/cfg_clkin_div	В3	I/O	OV <sub>DD</sub>	
LCKE	E4	0	OV <sub>DD</sub>	
LCLK[0:2]	D4, A3, C4	0	OV <sub>DD</sub>	
LSYNC_OUT	U3	0	OV <sub>DD</sub>	
LSYNC_IN	Y2	I	OV <sub>DD</sub>	
	General Purpose I/O Timers		•	•
GPIO1[0]/DMA_DREQ0/ GTM1_TIN1/GTM2_TIN2	D27	I/O	OV <sub>DD</sub>	
GPIO1[1]/DMA_DACK0/ GTM1_TGATE1/GTM2_TGATE2	E26	I/O	OV <sub>DD</sub>	
GPIO1[2]/DMA_DDONE0/GTM1_TOUT1	D28	I/O	OV <sub>DD</sub>	
GPIO1[3]/DMA_DREQ1/GTM1_TIN2/ GTM2_TIN1	G25	I/O	OV <sub>DD</sub>	
GPIO1[4]/DMA_DACK1/GTM1_TGATE2/ GTM2_TGATE1	J24	I/O	OV <sub>DD</sub>	
GPIO1[5]/DMA_DDONE1/GTM1_TOUT2/ GTM2_TOUT1	F26	I/O	OV <sub>DD</sub>	
GPIO1[6]/DMA_DREQ2/GTM1_TIN3/ GTM2_TIN4	E27	I/O	OV <sub>DD</sub>	
GPIO1[7]/DMA_DACK2/GTM1_TGATE3/ GTM2_TGATE4	E28	I/O	OV <sub>DD</sub>	
GPIO1[8]/DMA_DDONE2/GTM1_TOUT3	H25	I/O	OV <sub>DD</sub>	
GPIO1[9]/DMA_DREQ3/GTM1_TIN4/ GTM2_TIN3	F27	I/O	OV <sub>DD</sub>	
GPIO1[10]/DMA_DACK3/ GTM1_TGATE4/GTM2_TGATE3	K24	I/O	OV <sub>DD</sub>	
GPIO1[11]/DMA_DDONE3/ GTM1_TOUT4/GTM2_TOUT3	G26	I/O	OV <sub>DD</sub>	

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	USB		•	
DR_D0_ENABLEN	C28	I/O	OV <sub>DD</sub>	
DR_D1_SER_TXD	F25	I/O	OV <sub>DD</sub>	
DR_D2_VMO_SE0	B28	I/O	OV <sub>DD</sub>	
DR_D3_SPEED	C27	I/O	OV <sub>DD</sub>	
DR_D4_DP	D26	I/O	OV <sub>DD</sub>	
DR_D5_DM	E25	I/O	OV <sub>DD</sub>	
DR_D6_SER_RCV	C26	I/O	OV <sub>DD</sub>	
DR_D7_DRVVBUS	D25	I/O	OV <sub>DD</sub>	
DR_SESS_VLD_NXT	B26	I	OV <sub>DD</sub>	
DR_XCVR_SEL_DPPULLUP	E24	I/O	OV <sub>DD</sub>	
DR_STP_SUSPEND	A27	0	OV <sub>DD</sub>	
DR_RX_ERROR_PWRFAULT	C25	I	OV <sub>DD</sub>	
DR_TX_VALID_PCTL0	A26	0	OV <sub>DD</sub>	
DR_TX_VALIDH_PCTL1	B25	0	OV <sub>DD</sub>	
DR_CLK	A25	I	OV <sub>DD</sub>	
	Programmable Interrupt Controlle	r	•	
MCP_OUT	E8	0	OV <sub>DD</sub>	2
IRQ0/MCP_IN/GPIO2[12]	J28	I/O	OV <sub>DD</sub>	
IRQ[1:5]/GPIO2[13:17]	K25, J25, H26, L24, G27	I/O	OV <sub>DD</sub>	
IRQ[6]/GPIO2[18]/CKSTOP_OUT	G28	I/O	OV <sub>DD</sub>	
IRQ[7]/GPIO2[19]/CKSTOP_IN	J26	I/O	OV <sub>DD</sub>	
	Ethernet Management Interface		•	
EC_MDC	Y24	0	LV <sub>DD1</sub>	
EC_MDIO	Y25	I/O	LV <sub>DD1</sub>	2
	Gigabit Reference Clock			1
EC_GTX_CLK125	Y26	I	LV <sub>DD1</sub>	
Thre	ee-Speed Ethernet Controller (Gigabit E	thernet 1)		•
TSEC1_COL/GPIO2[20]	M26	I/O	OV <sub>DD</sub>	
TSEC1_CRS/GPIO2[21]	U25	I/O	LV <sub>DD1</sub>	
TSEC1_GTX_CLK	V24	0	LV <sub>DD1</sub>	3

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TSEC1_RX_CLK	U26	I	LV <sub>DD1</sub>	
TSEC1_RX_DV	U24	I	LV <sub>DD1</sub>	
TSEC1_RX_ER/GPIO2[26]	L28	I/O	OV <sub>DD</sub>	
TSEC1_RXD[3:0]	W26, W24, Y28, Y27	I	LV <sub>DD1</sub>	
TSEC1_TX_CLK	N25	I	OV <sub>DD</sub>	
TSEC1_TXD[3:0]	V28, V27, V26, W28	0	LV <sub>DD1</sub>	
TSEC1_TX_EN	W27	0	LV <sub>DD1</sub>	
TSEC1_TX_ER/GPIO2[31]	N24	I/O	OV <sub>DD</sub>	
Thre	e-Speed Ethernet Controller (Gigabit Eth	ernet 2)		1
TSEC2_COL/GPIO1[21]	P28	I/O	OV <sub>DD</sub>	
TSEC2_CRS/GPIO1[22]	AC28	I/O	LV <sub>DD2</sub>	
TSEC2_GTX_CLK	AC27	0	LV <sub>DD2</sub>	
TSEC2_RX_CLK	AB25	I	LV <sub>DD2</sub>	
TSEC2_RX_DV/GPIO1[23]	AC26	I/O	LV <sub>DD2</sub>	
TSEC2_RXD[3:0]/GPIO1[13:16]	AA25, AA26, AA27, AA28	I/O	LV <sub>DD2</sub>	
TSEC2_RX_ER/GPIO1[25]	R25	I/O	OV <sub>DD</sub>	
TSEC2_TXD[3:0]/GPIO1[17:20]	AB26, AB27, AA24, AB28	I/O	LV <sub>DD2</sub>	
TSEC2_TX_ER/GPIO1[24]	R27	I/O	OV <sub>DD</sub>	
TSEC2_TX_EN/GPIO1[12]	AD28	I/O	LV <sub>DD2</sub>	3
TSEC2_TX_CLK/GPIO1[30]	R26	I/O	OV <sub>DD</sub>	
	DUART			1
UART_SOUT[1:2]/MSRCID[0:1]/ LSRCID[0:1]	B4, A4	0	OV <sub>DD</sub>	
UART_SIN[1:2]/MSRCID[2:3]/ LSRCID[2:3]	D5, C5	I/O	OV <sub>DD</sub>	
UART_CTS[1]/MSRCID4/LSRCID4	B5	I/O	OV <sub>DD</sub>	
UART_CTS[2]/MDVAL/ LDVAL	A5	I/O	OV <sub>DD</sub>	
UART_RTS[1:2]	D6, C6	0	OV <sub>DD</sub>	
	I <sup>2</sup> C interface			
IIC1_SDA	E5	I/O	OV <sub>DD</sub>	2
IIC1_SCL	A6	I/O	OV <sub>DD</sub>	2
IIC2_SDA	B6	I/O	OV <sub>DD</sub>	2

Signal	Package Pin Number	Pin Type	Power Supply	Notes
IIC2_SCL	E7	I/O	OV <sub>DD</sub>	2
	SPI			
SPIMOSI/LCS[6]	D7	I/O	OV <sub>DD</sub>	
SPIMISO/LCS[7]	C7	I/O	OV <sub>DD</sub>	
SPICLK	B7	I/O	OV <sub>DD</sub>	
SPISEL	A7	I	OV <sub>DD</sub>	
	Clocks			
PCI_CLK_OUT[0:2]	Y1, W3, W2	0	OV <sub>DD</sub>	
PCI_CLK_OUT[3]/LCS[6]	W1	0	OV <sub>DD</sub>	
PCI_CLK_OUT[4]/LCS[7]	V3	0	OV <sub>DD</sub>	
PCI_SYNC_IN/PCI_CLOCK	U4	I	OV <sub>DD</sub>	
PCI_SYNC_OUT	U5	0	OV <sub>DD</sub>	3
RTC/PIT_CLOCK	E9	I	OV <sub>DD</sub>	
CLKIN	W5	I	OV <sub>DD</sub>	
	JTAG			
ТСК	H27	I	OV <sub>DD</sub>	
TDI	H28	I	OV <sub>DD</sub>	4
TDO	M24	0	OV <sub>DD</sub>	3
TMS	J27	I	OV <sub>DD</sub>	4
TRST	K26	I	OV <sub>DD</sub>	4
	Test			
TEST	F28	I	OV <sub>DD</sub>	6
TEST_SEL	ТЗ	I	OV <sub>DD</sub>	7
	РМС			
QUIESCE	K27	0	OV <sub>DD</sub>	
	System Control			
PORESET	K28	l	OV <sub>DD</sub>	
HRESET	M25	I/O	OV <sub>DD</sub>	1
SRESET	L27	I/O	OV <sub>DD</sub>	2
	Thermal Management	I	-1	<u>.</u>
THERM0	B15	I	_	9
				1

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
Power and Ground Signals						
AV <sub>DD</sub> 1	C15	Powerfore300 PLL (1.2 V)	AV <sub>DD</sub> 1			
AV <sub>DD</sub> 2	U1	Power for system PLL (1.2 V)	AV <sub>DD</sub> 2			
AV <sub>DD</sub> 3	AF9	Power for DDR DLL (1.2 V)	—			
AV <sub>DD</sub> 4	U2	Powerfor LBIU DLL (1.2 V)	$AV_{DD}4$			
GND	A2, B1, B2, D10, D18, E6, E14, E22, F9, F12, F15, F18, F21, F24, G5, H6, J23, L4, L6, L12, L13, L14, L15, L16, L17, M11, M12, M13, M14, M15, M16, M17, M18, M23, N11, N12, N13, N14, N15, N16, N17, N18, P6, P11, P12, P13, P14, P15, P16, P17, P18, P24, R5, R23, R11, R12, R13, R14, R15, R16, R17, R18, T11, T12, T13, T14, T15, T16, T17, T18, U6, U11, U12, U13, U14, U15, U16, U17, U18, V12, V13, V14, V15, V16, V17, V23, V25, W4, Y6, AA23, AB24, AC5, AC8, AC11, AC14, AC17, AC20, AD9, AD15, AD21, AE12, AE18, AF3, AF26		_			
GV <sub>DD</sub>	U9, V9, W10, W19, Y11, Y12, Y14, Y15, Y17, Y18, AA6, AB5, AC9, AC12, AC15, AC18, AC21, AC24, AD6, AD8, AD14, AD20, AE5, AE11, AE17, AG2, AG27	Power for DDR DRAM I/O voltage (2.5 V)	GV <sub>DD</sub>			
LV <sub>DD1</sub>	U20, W25	Power for three speed Ethernet #1 and for Ethernet management interface I/O (2.5 V, 3.3 V)	LV <sub>DD1</sub>			
LV <sub>DD2</sub>	V20, Y23	Power for three speed Ethernet #2 I/O (2.5 V, 3.3 V)	LV <sub>DD2</sub>			

Signal	Package Pin Number	Pin Type	Power Supply	Notes
V <sub>DD</sub>	J11, J12, J15, K10, K11, K12, K13, K14, K15, K16, K17, K18, K19, L10, L11, L18, L19, M10, M19, N10, N19, P9, P10, P19, R10, R19, R20, T10, T19, U10, U19, V10, V11, V18, V19, W11, W12, W13, W14, W15, W16, W17, W18	Power for core (1.2 V)	V <sub>DD</sub>	
OV <sub>DD</sub>	B27, D3, D11, D19, E15, E23, F5, F8, F11, F14, F17, F20, G24, H23, H24, J6, J14, J17, J18, K4, L9, L20, L23, L25, M6, M9, M20, P5, P20, P23, R6, R9, R24, U23, V4, V6	PCI, 10/100 Ethernet, and other standard (3.3 V)	OV <sub>DD</sub>	
MVREF1	AF19	I	DDR reference voltage	
MVREF2	AE10	I	DDR reference voltage	
	No Connection			
NC	A22, A23, A24, B22, B23, B24, C21, C22, C23, C24, D21, D22, D23, D24, E21, M27, M28, N26, N27, N28, P25, P26, P27, R28, T24, T25, T26, T27, T28, U27, U28, Y3, Y4, Y5, AA1, AA2, AA3, AA4, AB1, AB2, AB3, AB4, AC1, AC2, AC3, AC4, AD1, AD2, AD3, AD5, AD7, AD11, AD12, AE4, AE6, AE8, AE9, AE23, AF1, AF5, AF6, AF8, AF24, AG1, AG3, AG4, AG7, AG8, AG9, AG10, AH2, AH3, AH5, AH8, AH9, V5, V2, V1			

### Notes:

- 1. This pin is an open-drain signal. A weak pull-up resistor (1 kΩ) should be placed on this pin to OV<sub>DD</sub>
- 2. This pin is an open-drain signal. A weak pull-up resistor (2–10 k $\Omega$ ) should be placed on this pin to OV<sub>DD</sub>.
- 3. During reset, this output is actively driven rather than three-stated.
- 4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 5. This pin should have a weak pull-up if the chip is in PCI host mode. Follow the PCI specifications.
- 6. This pin must be always be tied to GND
- 7. This pin must always be pulled up to  $\mathrm{OV}_{\mathrm{DD}}$
- 8. This pin must always be left no connected
- 9. Thermal sensitive resistor.
- 10.It is recommended that MDIC0 be tied to GND using an 18  $\Omega$  resistor and MDIC1 be tied to DDR power using an 18  $\Omega$  resistor.

## **19 Clocking**

Figure 35 shows the internal distribution of the clocks.




Figure 35. MPC8343EA Clock Subsystem

The primary clock source can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. When the MPC8343EA is configured as a PCI host device, CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (÷2) and the multiplexors for PCI\_SYNC\_OUT and PCI\_CLK\_OUT. The CFG\_CLKIN\_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI\_SYNC\_OUT signal. The OCCR[PCICD*n*] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI\_CLK\_OUT signals.

PCI\_SYNC\_OUT is connected externally to PCI\_SYNC\_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI\_SYNC\_OUT must be connected properly to PCI\_SYNC\_IN, with equal delay to all PCI agent devices in the system, to allow the MPC8343EA to function. When the MPC8343EA is configured as a PCI agent device, PCI\_CLK is the primary input clock and the CLKIN signal should be tied to GND.

As shown in Figure 35, the primary clock input (frequency) is multiplied up by the system phase-locked loop (PLL) and the clock unit to create the coherent system bus clock ( $csb\_clk$ ), the internal clock for the DDR controller ( $ddr\_clk$ ), and the internal clock for the local bus interface unit ( $lbiu\_clk$ ).

The *csb\_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

 $csb\_clk = \{PCI\_SYNC\_IN \times (1 + CFG\_CLKIN\_DIV)\} \times SPMF$ 

In PCI host mode, PCI\_SYNC\_IN  $\times$  (1 + CFG\_CLKIN\_DIV) is the CLKIN frequency.

The *csb\_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies the *csb\_clk* frequency to create the internal clock for the e300 core (*core\_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL), which is loaded at power-on reset or by one of the hard-coded reset options. See the chapter on reset, clocking, and initialization in the *MPC8349EA Reference Manual* for more information on the clock subsystem.

The internal *ddr\_clk* frequency is determined by the following equation:

 $ddr_clk = csb_clk \times (1 + RCWL[DDRCM])$ 

 $ddr_clk$  is not the external memory bus frequency;  $ddr_clk$  passes through the DDR clock divider (÷2) to create the differential DDR memory bus clock outputs (MCK and  $\overline{\text{MCK}}$ ). However, the data rate is the same frequency as  $ddr_clk$ .

The internal *lbiu\_clk* frequency is determined by the following equation:

 $lbiu_clk = csb_clk \times (1 + RCWL[LBIUCM])$ 

*lbiu\_clk* is not the external local bus frequency; *lbiu\_clk* passes through the LBIU clock divider to create the external local bus clock outputs (LSYNC\_OUT and LCLK[0:2]). The LBIU clock divider ratio is controlled by LCCR[CLKDIV].

In addition, some of the internal units may have to be shut off or operate at lower frequency than the *csb\_clk* frequency. Those units have a default clock ratio that can be configured by a memory-mapped register after the device exits reset. Table 51 specifies which units have a configurable clock frequency.

Unit	Default Frequency	Options
TSEC1	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
TSEC2, I <sup>2</sup> C1	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
Security Core	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
USB DR, USB MPH	csb_clk/3	Off, csb_clk, csb_clk/2, <i>csb_clk/3</i>
PCI and DMA complex	csb_clk	Off, <i>csb_clk</i>

#### Clocking

Table 52 provides the operating frequencies for the MPC8343EA PBGA under recommended operating conditions.

Characteristic <sup>1</sup>	266 MHz	333 MHz	400 MHz	Unit
e300 core frequency ( <i>core_clk</i> )	200–266	200–333	200–400	MHz
Coherent system bus frequency ( <i>csb_clk</i> )	100–266			MHz
DDR memory bus frequency (MCLK) <sup>2</sup>	100–133			MHz
Local bus frequency (LCLKn) <sup>3</sup>	16.67–133			MHz
PCI input frequency (CLKIN or PCI_CLK)	25–66			MHz
Security core maximum internal operating frequency	133			MHz
USB_DR, USB_MPH maximum internal operating frequency	133			MHz

### Table 52. Operating Frequencies for PBGA

<sup>1</sup> The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting *csb\_clk*, MCLK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM], SCCR[USBDRCM]and SCCR[USBMPHCM] must be programmed so that the maximum internal operating frequency of the Security core and USB modules does not exceed the respective values listed in this table.

<sup>2</sup> The DDR data rate is 2x the DDR memory bus frequency.

<sup>3</sup> The local bus frequency is 1/2, 1/4, or 1/8 of the *lbiu\_clk* frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the *csb\_clk* frequency (depending on RCWL[LBIUCM]).

### 19.1 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 53 shows the multiplication factor encodings for the system PLL.

RCWL[SPMF]	System PLL Multiplication Factor
0000	× 16
0001	Reserved
0010	× 2
0011	× 3
0100	× 4
0101	× 5
0110	× 6
0111	× 7
1000	× 8
1001	× 9
1010	× 10
1011	× 11

### Table 53. System PLL Multiplication Factors

#### Clocking

RCWL[SPMF]	System PLL Multiplication Factor
1100	× 12
1101	× 13
1110	× 14
1111	× 15

Table 53. S	vstem PLL M	<b>Multiplication</b>	Factors	(continued)
14010 001 0	,			

As described in Section 19, "Clocking," The LBIUCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG\_CLKIN\_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI\_CLK) and the internal coherent system bus clock (*csb\_clk*). Table 54 and Table 55 show the expected frequency values for the CSB frequency for select *csb\_clk* to CLKIN/PCI\_SYNC\_IN ratios.

			Input Clock Frequency (MHz) <sup>2</sup>				
CFG_CLKIN_DIV at Reset <sup>1</sup>	SPMF	<i>csb_clk</i> : Input Clock Ratio <sup>2</sup>	16.67	25	33.33	66.67	
			cs	<i>b_clk</i> Fred	uency (MHz)		
Low	0010	2 : 1				133	
Low	0011	3 : 1			100	200	
Low	0100	4 : 1		100	133	266	
Low	0101	5 : 1		125	166	333	
Low	0110	6 : 1	100	150	200		
Low	0111	7:1	116	175	233		
Low	1000	8 : 1	133	200	266		
Low	1001	9:1	150	225	300		
Low	1010	10 : 1	166	250	333		
Low	1011	11 : 1	183	275		,	
Low	1100	12 : 1	200	300			
Low	1101	13 : 1	216	325			
Low	1110	14 : 1	233		1		
Low	1111	15 : 1	250				
Low	0000	16 : 1	266				
High	0010	2 : 1		•		133	
High	0011	3 : 1			100	200	
High	0100	4 : 1			133	266	
High	0101	5 : 1			166	333	
High	0110	6 : 1			200		
High	0111	7:1			233		
High	1000	8 : 1			<u>.</u>	,	

Table 54. CSB Frequency Options for Host Mode

<sup>1</sup> CFG\_CLKIN\_DIV selects the ratio between CLKIN and PCI\_SYNC\_OUT.

<sup>2</sup> CLKIN is the input clock in host mode; PCI\_CLK is the input clock in agent mode.

			Input Clock Frequency (MHz) <sup>2</sup>				
CFG_CLKIN_DIV at Reset <sup>1</sup>	SPMF	<i>csb_clk</i> : Input Clock Ratio <sup>2</sup>	16.67	25	33.33	66.67	
			cs	<i>b_clk</i> Frec	uency (MHz)		
Low	0010	2 : 1				133	
Low	0011	3 : 1			100	200	
Low	0100	4 : 1		100	133	266	
Low	0101	5 : 1		125	166	333	
Low	0110	6:1	100	150	200		
Low	0111	7:1	116	175	233		
Low	1000	8:1	133	200	266		
Low	1001	9:1	150	225	300		
Low	1010	10 : 1	166	250	333		
Low	1011	11 : 1	183	275		,	
Low	1100	12 : 1	200	300			
Low	1101	13 : 1	216	325			
Low	1110	14 : 1	233		1		
Low	1111	15 : 1	250				
Low	0000	16 : 1	266				
High	0010	4 : 1		100	133	266	
High	0011	6 : 1	100	150	200		
High	0100	8 : 1	133	200	266		
High	0101	10 : 1	166	250	333		
High	0110	12 : 1	200	300		,	
High	0111	14 : 1	233				
High	1000	16 : 1	266				

Table 55. CSB Frequency Options for Agent Mode

<sup>1</sup> CFG\_CLKIN\_DIV doubles csb\_clk if set high.

<sup>2</sup> CLKIN is the input clock in host mode; PCI\_CLK is the input clock in agent mode.

## 19.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb\_clk*) and the e300 core clock (*core\_clk*). Table 56 shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in Table 56 should be considered as reserved.

### NOTE

Core VCO frequency = core frequency  $\times$  VCO divider VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

RCWL[COREPLL]		PLL]		VCO Divider <sup>1</sup>			
0–1	2–5	6	<i>core_clk</i> : <i>csb_clk</i> Ratio				
nn	0000	n	PLL Bypassed (PLL off, <i>csb_clk</i> Clocks Core Directly)	PLL Bypassed (PLL off, <i>csb_clk</i> Clocks Core Directly)			
00	0001	0	1:1	2			
01	0001	0	1:1	4			
10	0001	0	1:1	8			
11	0001	0	1:1	8			
00	0001	1	1.5:1	2			
01	0001	1	1.5:1	4			
10	0001	1	1.5:1	8			
11	0001	1	1.5:1	8			
00	0010	0	2:1	2			
01	0010	0	2:1	4			
10	0010	0	2:1	8			
11	0010	0	2:1	8			
00	0010	1	2.5:1	2			
01	0010	1	2.5:1	4			
10	0010	1	2.5:1	8			
11	0010	1	2.5:1	8			
00	0011	0	3:1	2			
01	0011	0	3:1	4			
10	0011	0	3:1	8			
11	0011	0	3:1	8			

### Table 56. e300 Core PLL Configuration

Core VCO frequency = core frequency  $\times$  VCO divider. The VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

## 19.3 Suggested PLL Configurations

Table 57 shows suggested PLL configurations for 33 and 66 MHz input clocks, when CFG\_CLKIN\_DIV is low at reset.

1

	RCWL		266	6 MHz Dev	vice	333 MHz Device			400 MHz Device		
Ref No. <sup>1</sup>	SPMF	CORE PLL	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)
33 MHz CLKIN/PCI_CLK Options											
343	0011	1000011	33	100	150	33	100	150	33	100	150
324	0011	0100100	33	100	200	33	100	200	33	100	200
423	0100	0100011	33	133	200	33	133	200	33	133	200
622	0110	0100010	33	200	200	33	200	200	33	200	200
523	0101	0100011	33	166	250	33	166	250	33	166	250
424	0100	0100100	33	133	266	33	133	266	33	133	266
822	1000	0100010	33	266	266	33	266	266	33	266	266
326	0011	0100110				33	100	300	33	100	300
623	0110	0100011	_		33	200	300	33	200	300	
922	1001	0100010				33	300	300	33	300	300
425	0100	0100101		_		33	133	333	33	133	333
524	0101	0100100				33	166	333	33	166	333
A22	1010	0100010		_		33	333	333	33	333	333
723	0111	0100011		_			—		33	233	350
604	0110	0000100		_			_		33	200	400
624	0110	0100100		_			_		33	200	400
823	1000	0100011					_		33	266	400
	66 MHz CLKIN/PCI_CLK Options								<u> </u>		
242	0010	1000010	66	133	133	66	133	133	66	133	133
322	0011	0100010	66	200	200	66	200	200	66	200	200
224	0010	0100100	66	133	266	66	133	266	66	133	266
422	0100	0100010	66	266	266	66	266	266	66	266	266
323	0011	0100011				66	200	300	66	200	300
223	0010	0100101	_		66	133	333	66	133	333	
522	0101	0100010	_			66	333	333	66	333	333
304	0011	0000100	_		I		66	200	400		
324	0011	0100100	_		—		66	200	400		
403	0100	0000011	_			_			66	266	400
423	0100	0100011				_		66	266	400	

<sup>1</sup> The PLL configuration reference number is the hexadecimal representation of RCWL, bits 4–15 associated with the SPMF and COREPLL settings given in the table.
 <sup>2</sup> The input clock is CLKIN for PCI host mode or PCI\_CLK for PCI agent mode.

## 20 Thermal

This section describes the thermal specifications of the MPC8343EA.

## 20.1 Thermal Characteristics

Table 58 provides the package thermal characteristics for the 620 PBGA  $29 \times 29$  mm of the MPC8343EA.

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single layer board (1s)	$R_{ ext{ heta}JA}$	21	°C/W	1, 2
Junction-to-ambient natural convection on four layer board (2s2p)	$R_{ ext{ heta}JMA}$	15	°C/W	1, 3
Junction-to-ambient (@200 ft/min) on single layer board (1s)	$R_{ hetaJMA}$	17	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on four layer board (2s2p)	$R_{ ext{ heta}JMA}$	12	°C/W	1, 3
Junction-to-board thermal	$R_{\theta JB}$	6	°C/W	4
Junction-to-case thermal	$R_{ ext{ heta}JC}$	5	°C/W	5
Junction-to-package natural convection on top	ΨJT	5	°C/W	6

### Table 58. Package Thermal Characteristics for PBGA

Notes

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## 20.2 Thermal Management Information

For the following sections,  $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$  where  $P_{I/O}$  is the power dissipation of the I/O drivers. See Table 5 for I/O power dissipation values.

### 20.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Generally, the value obtained on a single layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity  $T_I - T_A$ ) are possible.

### 20.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

### 20.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, use the thermal characterization parameter ( $\Psi_{JT}$ ) to determine the junction temperature and a measure of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

### Thermal

where:

 $T_J$  = junction temperature (°C)

 $T_T$  = thermocouple temperature on top of package (°C)

 $\Psi_{JT}$  = junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per the JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

### 20.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

Some application environments require a heat sink to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction to case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)  $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)  $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

The thermal performance of devices with heat sinks has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, air flow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

Table 59 shows heat sink thermal resistance for PBGA of the MPC8343EA.

Table 59. Heat Sink and Thermal Resistance of MPC8343EA (PBGA)

Heat Sink Accuming Thermal Crosse	Air Flow	29  imes 29  mm PBGA	
Heat Sink Assuming Thermal Grease	AIT FIOW	Thermal Resistance	
AAVID $30 \times 30 \times 9.4$ mm Pin Fin	Natural Convection	13.5	
AAVID $30 \times 30 \times 9.4$ mm Pin Fin	1 m/s	9.6	
AAVID $30 \times 30 \times 9.4$ mm Pin Fin	2 m/s	8.8	
AAVID 31 $\times$ 35 $\times$ 23 mm Pin Fin	Natural Convection	11.3	
AAVID 31 $\times$ 35 $\times$ 23 mm Pin Fin	1 m/s	8.1	

Heat Sink Assuming Thermal Grease	Air Flow	29  imes 29  mm PBGA	
Heat Slink Assuming Merinal Grease		Thermal Resistance	
AAVID 31 $\times$ 35 $\times$ 23 mm Pin Fin	2 m/s	7.5	
Wakefield, $53 \times 53 \times 25$ mm Pin Fin	Natural Convection	9.1	
Wakefield, $53 \times 53 \times 25$ mm Pin Fin	1 m/s	7.1	
Wakefield, $53 \times 53 \times 25$ mm Pin Fin	2 m/s	6.5	
MEI, $75 \times 85 \times 12$ no adjacent board, extrusion	Natural Convection	10.1	
MEI, 75 $\times$ 85 $\times$ 12 no adjacent board, extrusion	1 m/s	7.7	
MEI, $75 \times 85 \times 12$ no adjacent board, extrusion	2 m/s	6.6	
MEI, 75 $\times$ 85 $\times$ 12 mm, adjacent board, 40 mm Side bypass	1 m/s	6.9	

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:

Aavid Thermalloy 80 Commercial St. Concord, NH 03301 Internet: www.aavidthermalloy.com	603-224-9988
Alpha Novatech 473 Sapena Ct. #12 Santa Clara, CA 95054 Internet: www.alphanovatech.com	408-567-8082
International Electronic Research Corporation (IERC) 413 North Moss St. Burbank, CA 91502 Internet: www.ctscorp.com	818-842-7277
Millennium Electronics (MEI) Loroco Sites 671 East Brokaw Road San Jose, CA 95112 Internet: www.mei-thermal.com	408-436-8770
Tyco Electronics Chip Coolers <sup>™</sup> P.O. Box 3668 Harrisburg, PA 17105-3668 Internet: www.chipcoolers.com	800-522-2800

MPC8343EA PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications, Rev. 5

## Wakefield Engineering 603-635-5102 33 Bridge St. Pelham, NH 03076 Internet: www.wakefield.com Interface material vendors include the following: Chomerics, Inc. 781-935-4850 77 Dragon Ct. Woburn, MA 01801 Internet: www.chomerics.com **Dow-Corning Corporation** 800-248-2481 **Dow-Corning Electronic Materials** P.O. Box 994 Midland, MI 48686-0997 Internet: www.dowcorning.com Shin-Etsu MicroSi, Inc. 888-642-7674 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com The Bergquist Company 800-347-4572 18930 West 78th St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com

# 20.3 Heat Sink Attachment

When heat sinks are attached, an interface material is required, preferably thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces that can lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. The recommended maximum force on the top of the package is 10 lb force (4.5 kg force). Any adhesive attachment should attach to painted or plastic surfaces, and its performance should be verified under the application requirements.

## 20.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When a heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimize the size of the clearance to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate

Thermal

Thermal

the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)

 $T_C$  = case temperature of the package (°C)

 $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

 $P_D$  = power dissipation (W)

# 21 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8343EA.

# 21.1 System Clocking

The MPC8343EA includes two PLLs.

- 1. The platform PLL (AV<sub>DD</sub>1) generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in Section 19.1, "System PLL Configuration."
- 2. The e300 core PLL ( $AV_{DD}2$ ) generates the core clock as a slave to the platform clock. The frequency ratio between the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in Section 19.2, "Core PLL Configuration."

# 21.2 PLL Power Supply Filtering

Each PLL gets power through independent power supply pins ( $AV_{DD}1$ ,  $AV_{DD}2$ , respectively). The  $AV_{DD}$  level should always equal to  $V_{DD}$ , and preferably these voltages are derived directly from  $V_{DD}$  through a low frequency filter scheme.

There are a number of ways to provide power reliably to the PLLs, but the recommended solution is to provide five independent filter circuits as illustrated in Figure 36, one to each of the five  $AV_{DD}$  pins. Independent filters to each PLL reduce the opportunity to cause noise injection from one PLL to the other.

The circuit filters noise in the PLL resonant frequency range from 500 kHz to 10 MHz. It should be built with surface mount capacitors with minimum effective series inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

To minimize noise coupled from nearby circuits, each circuit should be placed as closely as possible to the specific  $AV_{DD}$  pin being supplied. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of package, without the inductance of vias.

Figure 36 shows the PLL power supply filter circuit.




Figure 36. PLL Power Supply Filter Circuit

## MPC8343EA PowerQUICC<sup>™</sup> II Pro Integrated Host Processor Hardware Specifications, Rev. 5

## 21.3 Decoupling Recommendations

Due to large address and data buses and high operating frequencies, the MPC8343EA can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8343EA system, and the MPC8343EA itself requires a clean, tightly regulated source of power. Therefore, the system designer should place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  pin of the MPC8343EA. These capacitors should receive their power from separate  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ , and GND power planes in the PCB, with short traces to minimize inductance. Capacitors can be placed directly under the device using a standard escape pattern. Others can surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu$ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, distribute several bulk storage capacitors around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors are 100–330  $\mu$ F (AVX TPS tantalum or Sanyo OSCON).

## 21.4 Connection Recommendations

To ensure reliable operation, connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to  $OV_{DD}$ ,  $GV_{DD}$ , or  $LV_{DD}$  as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ ,  $OV_{DD}$ , and GND pins of the MPC8343EA.

## 21.5 Output Buffer DC Impedance

The MPC8343EA drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for  $I^2C$ ).

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 37). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and  $R_P$  is trimmed until the voltage at the pad equals  $OV_{DD}/2$ .  $R_P$  then becomes the resistance of the pull-up devices.  $R_P$  and  $R_N$  are designed to be close to each other in value. Then,  $Z_0 = (R_P + R_N)/2$ .




Figure 37. Driver Impedance Measurement

Two measurements give the value of this resistance and the strength of the driver current source. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is  $V_1 = R_{source} \times I_{source}$ . Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value  $R_{term}$ . The measured voltage is  $V_2 = (1/(1/R_1 + 1/R_2)) \times I_{source}$ . Solving for the output impedance gives  $R_{source} = R_{term} \times (V_1/V_2 - 1)$ . The drive current is then  $I_{source} = V_1/R_{source}$ .

Table 60 summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105°C.

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI Signals (Not Including PCI Output Clocks)	PCI Output Clocks (Including PCI_SYNC_OUT)	DDR DRAM	Symbol	Unit
R <sub>N</sub>	42 Target	25 Target	42 Target	20 Target	Z <sub>0</sub>	Ω
R <sub>P</sub>	42 Target	25 Target	42 Target	20 Target	Z <sub>0</sub>	Ω
Differential	NA	NA	NA	NA	Z <sub>DIFF</sub>	Ω

**Table 60. Impedance Characteristics** 

**Note:** Nominal supply voltages. See Table 1,  $T_i = 105^{\circ}C$ .

# 21.6 Configuration Pin Multiplexing

The MPC8343EA power-on configuration options can be set through external pull-up or pull-down resistors of 4.7 k $\Omega$  on certain output pins (see the customer-visible configuration pins). These pins are used as output only pins in normal operation.

However, while HRESET is asserted, these pins are treated as inputs, and the value on these pins is latched when PORESET deasserts. Then the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with

## MPC8343EA PowerQUICC<sup>™</sup> II Pro Integrated Host Processor Hardware Specifications, Rev. 5

the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for the output pins.

## 21.7 Pull-Up Resistor Requirements

The MPC8343EA requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open-drain pins, including I<sup>2</sup>C pins, the Ethernet Management MDIO pin, and EPIC interrupt pins.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 38. Take care to ensure that these pins are maintained at a valid deasserted state under normal operating conditions because most have asynchronous behavior, and spurious assertion yields unpredictable results.

Refer to the PCI 2.3 specification for all pull-ups required for PCI.

# 21.8 JTAG Configuration Signals


Boundary scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE Std. 1149.1 specification, but it is provided on all processors that implement the PowerPC architecture. The MPC8343EA requires TRST to be asserted during reset conditions to ensure that the JTAG boundary logic does not interfere with normal chip operation. While the TAP controller may be forced to the reset state using only the TCK and TMS signals, systems typically assert TRST during power-on reset. Because the JTAG interface is also used for accessing the common on-chip processor (COP) function, simply tying TRST to PORESET is not practical.

The PowerPC COP function allows a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to assert TRST independently without causing PORESET. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 38 allows the COP to assert HRESET or TRST independently, while ensuring that the target can drive HRESET as well. If the JTAG interface and COP header are not used, TRST should be tied to PORESET so that it is asserted when the system reset signal (PORESET) is asserted.

The COP header shown in Figure 38 adds many benefits—breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. It requires no more effort than adding an unpopulated footprint for a header when needed. The COP interface has a standard header for connection to the target system, based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). There is no standardized way to number the header, shown in Figure 38, so emulator vendors use different pin numbering schemes. Some headers are numbered top-to-bottom then left-to-right, others use left-to-right then top-to-bottom, and still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering scheme, the signal placement recommended in Figure 38 is common to all known emulators.

System Design Information



### Notes:

- 1. The COP port and target board should be able to independently assert PORESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10 W resistor for short-circuit/current-limiting protection.
- 3. COP\_RUN/STOP, normally found on pin 5 of the COP header, is not implemented on the device. Connect pin 5 of the COP header to OVDD with a 10 kW pull-up resistor.
- 4. The KEY location (pin 14) is not physically present on the COP header.
- 5. Although pin 12 is defined as a no-connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.

### Figure 38. JTAG Interface Connection

### MPC8343EA PowerQUICC<sup>™</sup> II Pro Integrated Host Processor Hardware Specifications, Rev. 5

# 22 Document Revision History

Table 61 provides a revision history of this document.

Table 61	. Document F	<b>Revision History</b>	
----------	--------------	-------------------------	--

Revision         Date         Substantive Change(s)		
5	2/2007	Page 1, updated first paragraph to reflect PowerQUICC II information. In Table 18, "DDR and DDR2 SDRAM Input AC Timing Specifications," added note 2 to t <sub>CISKEW</sub> and deleted original note 3; renumbered the remaining notes. In Figure 38, "JTAG Interface Connection," updated with new figure. In Section 23, "Ordering Information," replaced first paragraph and added a note. In Section 23.1, "Part Numbers Fully Addressed by this Document," replaced first paragraph. Updated back page information.
4	12/2006	Table 19, "DDR and DDR2 SDRAM Output AC Timing Specifications," modified T <sub>ddkhds</sub> for 333 MHzfrom 900 ps to 775 ps.
3	11/2006	Updated note in introduction. In the features list in Section 1, "Overview," corrected DDR data rate to show 266 MHz for PBGA parts for all silicon revisions. In Table 57, "Suggested PLL Configurations," added the following row: Ref No: 823, SPMF: 1000, Core PLL: 0100011, 400-MHz Device Input Clock Freq: 33, CSB Freq: 266, and Core Freq: 400. In Section 23, "Ordering Information," replicated note from document introduction.
2	8/2006	Changed number of general purpose parallel I/O pins to 39 in Section 1, "Overview." Changed all references to revision 2.0 silicon to revision 3.0 silicon. Changed VIH minimum value in Table 35, "JTAG Interface DC Electrical Characteristics," to $OV_{DD} - 0.3$ . In Table 44, "PCI DC Electrical Characteristics," changed high-level input voltage values to min = 2 and max = $OV_{DD} + 0.3$ ; changed low-level input voltage values to min = (-0.3) and max = 0.8. In Table 40, "PCI DC Electrical Characteristics," changed high-level input voltage values to min = 2 and max = $OV_{DD} + 0.3$ ; changed low-level input voltage values to min = (-0.3) and max = 0.8. In Table 44, "PCI DC Electrical Characteristics," changed high-level input voltage values to min = 2 and max = $OV_{DD} + 0.3$ ; changed low-level input voltage values to min = (-0.3) and max = 0.8. In Table 44, "PCI DC Electrical Characteristics," changed high-level input voltage values to min = 2 and max = $OV_{DD} + 0.3$ ; changed low-level input voltage values to min = (-0.3) and max = 0.8. In Table 44, "PCI DC Electrical Characteristics," changed high-level input voltage values to min = 2 and max = $OV_{DD} + 0.3$ ; changed low-level input voltage values to min = (-0.3) and max = 0.8. Updated DDR2 I/O power values in Table 5, "MPC8343EA Typical I/O Power Dissipation."
1	4/2006	Removed Table 20, "Timing Parameters for DDR2-400." Changed ADDR/CMD to ADDR/CMD/MODT in Table 9, "DDR and DDR2 SDRAM Output AC Timing Specifications," rows 2 and 3, and in Figure 2, "DDR SDRAM Output Timing Diagram. Changed Min and Max values for $V_{IH}$ and $V_{IL}$ in Table 44,"PCI DC Electrical Characteristics." In Table 58, "MPC8343EA (PBGA) Pinout Listing," modified rows for MDICO and MDIC1 signals and added note "It is recommended that MDICO be tied to GRD using an 18 $\Omega$ resistor and MCIC1 be tied to DDR power using an 18 $\Omega$ resistor." In Table 58, "MPC8343EA (PBGA) Pinout Listing," in row AVDD3 changed power supply from "AVDD3" to "—."
0	3/2006	Initial release.

## MPC8343EA PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications, Rev. 5

# 23 Ordering Information

This section presents ordering information for the device discussed in this document, and it shows an example of how the parts are marked.

## NOTE

The information in this document is accurate for revision 3.x silicon and later (in other words, for orderable part numbers ending in A or B). For information on revision 1.1 silicon and earlier versions, see the *MPC8343E PowerQUICC<sup>TM</sup> II Pro Integrated Host Processor Hardware Specifications* (Document Order No. MPC8343EEC).

# 23.1 Part Numbers Fully Addressed by this Document

Table 62 shows an analysis of the Freescale part numbering nomenclature for the MPC8343EA. The individual part numbers correspond to a maximum processor core frequency. Each part number also contains a revision code that refers to the die mask revision number. For available frequency configuration parts including extended temperatures, refer to the MPC8343EA product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

MPC	nnnn	е	t	рр	aa	а	r
Product Code	Part Identifier	Encryption Acceleration	Temperature <sup>1</sup> Range	Package <sup>2</sup>	Processor Frequency <sup>3</sup>	Platform Frequency	Revision Level
MPC	8343	Blank = Not included E = included	Blank = 0 to 105°C C= -40 to 105°C	ZQ = PBGA VR = PB Free PBGA	e300 core speed AD = 266 AG = 400	D = 266	B = 3.1

## Table 62. Part Numbering Nomenclature

### Notes:

1. For temperature range = C, processor frequency is limited to 400 with a platform frequency of 266.

2. See Section 18, "Package and Pin Listings," for more information on available package types.

 Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.


Table 63 shows the SVR settings by device and package type.

## Table 63. SVR Settings

Device	Package	SVR (Rev. 3.0)
MPC8343EA	PBGA	8056_0030
MPC8343A	PBGA	8057_0030

## 23.2 Part Marking

Parts are marked as in the example shown in Figure 39.



AI WLYYWW is the traceability code. CCCCC is the country code. MMMMM is the mask number. YWWLAZ is the assembly traceability code.



MPC8343EA PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications, Rev. 5

### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. IEEE 802.11i, 802.3, 802.3u, 802.3x, 802.3z, 802.3ac, and 1149.1 are registered trademarks or trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2006, 2007. All rights reserved.

Document Number: MPC8343EAEC Rev. 5 03/2007



